##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1       | Frequency: 24.95 MHz  | Target: 8.00 MHz   | 
Clock: Clock_2       | Frequency: 70.78 MHz  | Target: 0.03 MHz   | 
Clock: Clock_3       | Frequency: 46.74 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 46.74 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL        | N/A                   | Target: 24.00 MHz  | 
Clock: MDC_S(0)/fb   | N/A                   | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        125000           84915       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        3.32917e+007     33277538    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        41666.7          24520       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          33823       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_3        41666.7          20274       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MDIO_M(0)_PAD:in  16420         Clock_1:R         
MDIO_S(0)_PAD:in  8995          MDC_S(0)/fb:R     


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
Debug_MDIO(0)_PAD  36717         Clock_1:R         
LED_1(0)_PAD       32265         Clock_2:R         
LED_2(0)_PAD       31340         Clock_2:R         
MDC_M(0)_PAD:out   26871         Clock_1:R         
MDIO_M(0)_PAD:out  23665         Clock_1:R         
MDIO_S(0)_PAD:out  24714         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 24.95 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 84915p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36585
-------------------------------------   ----- 
End-of-path arrival time (ps)           36585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  84915  RISE       1
MDIO_M(0)/pin_input                iocell2         6560   7810  84915  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23665  84915  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23665  84915  RISE       1
MDIO_M(0)/fb                       iocell2         6830  30495  84915  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6090  36585  84915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 70.78 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277538p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277538  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6819   8069  33277538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 46.74 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 20274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell71   8883  17883  20274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.74 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 20274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell71   8883  17883  20274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 20274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell71   8883  17883  20274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33823  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4234   7344  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/enable
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 24520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/main_1  macrocell8    4127   5377  24520  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/q       macrocell8    3350   8727  24520  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/enable  count7cell    4359  13087  24520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 84915p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36585
-------------------------------------   ----- 
End-of-path arrival time (ps)           36585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  84915  RISE       1
MDIO_M(0)/pin_input                iocell2         6560   7810  84915  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23665  84915  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23665  84915  RISE       1
MDIO_M(0)/fb                       iocell2         6830  30495  84915  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6090  36585  84915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277538p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277538  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6819   8069  33277538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 20274p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell71   8883  17883  20274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 20527p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17629
-------------------------------------   ----- 
End-of-path arrival time (ps)           17629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  20527  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_7  macrocell71   8629  17629  20527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 20671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17486
-------------------------------------   ----- 
End-of-path arrival time (ps)           17486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout           drqcell10     9000   9000  20671  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_3  macrocell73   8486  17486  20671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 20768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17389
-------------------------------------   ----- 
End-of-path arrival time (ps)           17389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout           drqcell9      9000   9000  20768  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_2  macrocell73   8389  17389  20768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1950/main_3
Capture Clock  : Net_1950/clock_0
Path slack     : 21092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  21092  RISE       1
Net_1950/main_3                 macrocell22   8065  17065  21092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1952/main_1
Capture Clock  : Net_1952/clock_0
Path slack     : 21092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  21092  RISE       1
Net_1952/main_1                 macrocell24   8065  17065  21092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 22636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15521
-------------------------------------   ----- 
End-of-path arrival time (ps)           15521
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout           drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_10  macrocell65   6521  15521  22636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 22659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell66   6498  15498  22659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:info_dma\/main_3
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 22659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15498
-------------------------------------   ----- 
End-of-path arrival time (ps)           15498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:info_dma\/main_3  macrocell70   6498  15498  22659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 23477p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14679
-------------------------------------   ----- 
End-of-path arrival time (ps)           14679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  20527  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_6  macrocell64   5679  14679  23477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 23574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14583
-------------------------------------   ----- 
End-of-path arrival time (ps)           14583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell64   5583  14583  23574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:cfg_dma\/main_4
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 23574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14583
-------------------------------------   ----- 
End-of-path arrival time (ps)           14583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  20274  RISE       1
\MDIO_Interface:cfg_dma\/main_4   macrocell72   5583  14583  23574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 24450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16717
-------------------------------------   ----- 
End-of-path arrival time (ps)           16717
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout                       drqcell10     9000   9000  20671  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1  statuscell2   7717  16717  24450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/enable
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 24520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/main_1  macrocell8    4127   5377  24520  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/q       macrocell8    3350   8727  24520  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/enable  count7cell    4359  13087  24520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 24524p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16643
-------------------------------------   ----- 
End-of-path arrival time (ps)           16643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout                       drqcell9      9000   9000  20768  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0  statuscell2   7643  16643  24524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/load
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 24971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 36307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q               macrocell28   1250   1250  24971  RISE       1
\MDIO_Interface:bMDIO:ld_count\/main_0  macrocell9    4476   5726  24971  RISE       1
\MDIO_Interface:bMDIO:ld_count\/q       macrocell9    3350   9076  24971  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/load  count7cell    2260  11336  24971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 25051p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2  datapathcell5   6006   7256  25051  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/co_msb     datapathcell5   5130  12386  25051  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci         datapathcell6      0  12386  25051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 25622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4670
--------------------------------------------   ----- 
End-of-path required time (ps)                 36997

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11375
-------------------------------------   ----- 
End-of-path arrival time (ps)           11375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell64     1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2  datapathcell7   4995   6245  25622  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/co_msb     datapathcell7   5130  11375  25622  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci         datapathcell8      0  11375  25622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 26366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12451
-------------------------------------   ----- 
End-of-path arrival time (ps)           12451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell39      1250   1250  26366  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/f1_load  datapathcell12  11201  12451  26366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 26522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q    macrocell40   1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:capture\/main_0  macrocell39  10384  11634  26522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 26895p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11921
-------------------------------------   ----- 
End-of-path arrival time (ps)           11921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell39      1250   1250  26366  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/f1_load  datapathcell11  10671  11921  26895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 27042p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11125
-------------------------------------   ----- 
End-of-path arrival time (ps)           11125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell         1020   1020  27042  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/route_si    datapathcell11  10105  11125  27042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 27079p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q        macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_1  macrocell45   9828  11078  27079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 27140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11017
-------------------------------------   ----- 
End-of-path arrival time (ps)           11017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q      macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_2  macrocell45   9767  11017  27140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 27142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q      macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_9  macrocell56   9765  11015  27142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 27244p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell41      1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1  datapathcell11   6982   8232  27244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_write\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 27446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc    count7cell    2050   2050  27446  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_0  macrocell35   8660  10710  27446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 27558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10599
-------------------------------------   ----- 
End-of-path arrival time (ps)           10599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  27042  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_0       macrocell30   9579  10599  27558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 27558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10599
-------------------------------------   ----- 
End-of-path arrival time (ps)           10599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  27042  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_0       macrocell31   9579  10599  27558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 27782p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell41      1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1  datapathcell12   6445   7695  27782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 27786p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10371
-------------------------------------   ----- 
End-of-path arrival time (ps)           10371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell60   1250   1250  27786  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_8   macrocell59   9121  10371  27786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 27837p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell55     1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0  datapathcell6   6520   7770  27837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 27853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell31   1250   1250  27853  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_2  macrocell35   9054  10304  27853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 27976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10180
-------------------------------------   ----- 
End-of-path arrival time (ps)           10180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_1  macrocell35   8930  10180  27976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 28035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10122
-------------------------------------   ----- 
End-of-path arrival time (ps)           10122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q     macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_3  macrocell35   8872  10122  28035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 28040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10116
-------------------------------------   ----- 
End-of-path arrival time (ps)           10116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell61   1250   1250  28040  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_9   macrocell59   8866  10116  28040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 28197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell60   1250   1250  27786  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_8    macrocell42   8710   9960  28197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:mdio_o\/main_2
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 28266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9890
-------------------------------------   ---- 
End-of-path arrival time (ps)           9890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell43   1250   1250  28266  RISE       1
\MDIO_Interface:mdio_o\/main_2          macrocell47   8640   9890  28266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 28277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell61   1250   1250  28040  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_9    macrocell42   8629   9879  28277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 28299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell48      1250   1250  28299  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0  datapathcell12   5928   7178  28299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 28351p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2  datapathcell5   6006   7256  28351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 28378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7229
-------------------------------------   ---- 
End-of-path arrival time (ps)           7229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell55     1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0  datapathcell5   5979   7229  28378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 28503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell62   1250   1250  28503  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_10  macrocell59   8403   9653  28503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 28534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell40      1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2  datapathcell11   5692   6942  28534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 28582p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q    macrocell50   1250   1250  28582  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_1  macrocell56   8325   9575  28582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 28587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q    macrocell44   1250   1250  28587  RISE       1
\MDIO_Interface:bMDIO:capture\/main_4  macrocell39   8320   9570  28587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 28647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q    macrocell51   1250   1250  28647  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_2  macrocell56   8260   9510  28647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 28648p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell64     1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2  datapathcell8   5269   6519  28648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 28653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  28653  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_3  macrocell40   8254   9504  28653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 28692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9464
-------------------------------------   ---- 
End-of-path arrival time (ps)           9464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q   macrocell60   1250   1250  27786  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_0  macrocell44   8214   9464  28692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 28755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9402
-------------------------------------   ---- 
End-of-path arrival time (ps)           9402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  28653  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_6  macrocell48   8152   9402  28755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 28760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9397
-------------------------------------   ---- 
End-of-path arrival time (ps)           9397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q         macrocell31   1250   1250  27853  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_2  macrocell36   8147   9397  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 28760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9397
-------------------------------------   ---- 
End-of-path arrival time (ps)           9397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q          macrocell31   1250   1250  27853  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_2  macrocell37   8147   9397  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 28767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q          macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_11  macrocell55   8139   9389  28767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 28803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell54     1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1  datapathcell6   5554   6804  28803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 28833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell48      1250   1250  28299  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0  datapathcell11   5394   6644  28833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 28913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q    macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_4  macrocell56   7993   9243  28913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 28951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q   macrocell61   1250   1250  28040  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_1  macrocell44   7956   9206  28951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 29035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_0  macrocell64   7871   9121  29035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 29045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2  datapathcell6   5312   6562  29045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_address\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 29119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  27446  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_0  macrocell36   6988   9038  29119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 29119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc       count7cell    2050   2050  27446  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_0  macrocell37   6988   9038  29119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q                 macrocell28   1250   1250  24971  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_4  macrocell55   7735   8985  29172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 29232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell64     1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2  datapathcell7   4995   6245  29232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 29232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_4  macrocell50   7674   8924  29232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 29232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_4  macrocell51   7674   8924  29232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 29362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell54     1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1  datapathcell5   4995   6245  29362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_1  macrocell55   7529   8779  29378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 29407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q     macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_0  macrocell68   7500   8750  29407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 29407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_1  macrocell71   7500   8750  29407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:keep_high\/q
Path End       : \MDIO_Interface:mdio_o\/main_3
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 29423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:keep_high\/q  macrocell45   1250   1250  29423  RISE       1
\MDIO_Interface:mdio_o\/main_3      macrocell47   7483   8733  29423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 29459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q           macrocell50   1250   1250  28582  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_1  macrocell60   7448   8698  29459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:rd_dma\/main_0
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 29486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8671
-------------------------------------   ---- 
End-of-path arrival time (ps)           8671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  27042  RISE       1
\MDIO_Interface:rd_dma\/main_0               macrocell28   7651   8671  29486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_0    macrocell55   7646   8666  29490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 29511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q      macrocell44   1250   1250  28587  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_5  macrocell45   7396   8646  29511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 29524p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell40      1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2  datapathcell12   4703   5953  29524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 29528p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q           macrocell51   1250   1250  28647  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_1  macrocell61   7379   8629  29528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 29548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_3  macrocell36   7359   8609  29548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 29548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q        macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_3  macrocell37   7359   8609  29548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 29565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q    macrocell41   1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:capture\/main_1  macrocell39   7341   8591  29565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 29606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell66     1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0  datapathcell7   4621   5871  29606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1951/main_0
Capture Clock  : Net_1951/clock_0
Path slack     : 29640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  27079  RISE       1
Net_1951/main_0                    macrocell23   7267   8517  29640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 29650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_2  macrocell62   7256   8506  29650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 29654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q           macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_4  macrocell43   7253   8503  29654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 29659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_1  macrocell36   7248   8498  29659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 29659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8498
-------------------------------------   ---- 
End-of-path arrival time (ps)           8498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q          macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_1  macrocell37   7248   8498  29659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 29695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_8  macrocell54   7212   8462  29695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 29708p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_2  macrocell66   7198   8448  29708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 29780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8376
-------------------------------------   ---- 
End-of-path arrival time (ps)           8376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_0  macrocell52   7126   8376  29780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 29782p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q     macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_0  macrocell45   7125   8375  29782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 29796p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_0  macrocell58   7111   8361  29796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : Net_1951/main_1
Capture Clock  : Net_1951/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell53   1250   1250  25051  RISE       1
Net_1951/main_1                      macrocell23   7101   8351  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_0
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 29806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:addr_dma\/main_0     macrocell69   7101   8351  29806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  27142  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_5  macrocell65   7020   8270  29887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 30027p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load  datapathcell6   8070   9320  30027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 30028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell74      1250   1250  30028  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0  datapathcell10   4329   5579  30028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 30031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell66     1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0  datapathcell8   3886   5136  30031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 30039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_2  macrocell60   6868   8118  30039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 30039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_2  macrocell61   6868   8118  30039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 30068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2  controlcell3   1210   1210  30068  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_3           macrocell45    6878   8088  30068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 30131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_5  macrocell64   6775   8025  30131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:cfg_dma\/main_5
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 30131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:cfg_dma\/main_5      macrocell72   6775   8025  30131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 30153p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  30153  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_4                       macrocell58     4423   8003  30153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 30156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  30156  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_3                       macrocell58     4421   8001  30156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 30177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load  datapathcell6   8070   9320  30177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 30188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1  datapathcell8   3728   4978  30188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 30239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q          macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_0  macrocell43   6668   7918  30239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_3
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 30294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:addr_dma\/main_3     macrocell69   6613   7863  30294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 30297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  28653  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_6  macrocell41   6609   7859  30297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match_dly\/clock_0
Path slack     : 30298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q           macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/main_0  macrocell34   6608   7858  30298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 30303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_5  macrocell41   6604   7854  30303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 30355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  30355  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_3  macrocell50   6552   7802  30355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 30355p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  30355  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_3  macrocell51   6552   7802  30355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 30372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q         macrocell37   1250   1250  30372  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_1  macrocell43   6535   7785  30372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 30397p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q            macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_1  macrocell27   6509   7759  30397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 30397p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_2  macrocell40   6509   7759  30397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req_dly\/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q           macrocell76   1250   1250  30473  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/main_0  macrocell77   6434   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 30497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1  datapathcell7   3730   4980  30497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 30561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell48   1250   1250  28299  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_10  macrocell41   6346   7596  30561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 30591p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q    macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_5  macrocell56   6316   7566  30591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req_dly\/q
Path End       : \MDIO_Interface:fw_dma1\/main_1
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 30717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req_dly\/q  macrocell77   1250   1250  30717  RISE       1
\MDIO_Interface:fw_dma1\/main_1      macrocell75   6189   7439  30717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 30724p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q           macrocell52   1250   1250  30355  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_1  macrocell62   6183   7433  30724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 30737p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7419
-------------------------------------   ---- 
End-of-path arrival time (ps)           7419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_0  macrocell71   6169   7419  30737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_0  macrocell33   6165   7415  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 30749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q  macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_0   macrocell56   6158   7408  30749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 30849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell73      1250   1250  30849  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1  datapathcell10   3507   4757  30849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 30899p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_6  macrocell55   6008   7258  30899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 30899p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_0  macrocell57   6008   7258  30899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 30915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q     macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_2  macrocell68   5992   7242  30915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 30915p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_3  macrocell71   5992   7242  30915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 30930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_0  macrocell53   5977   7227  30930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 30930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_0  macrocell54   5977   7227  30930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 30947p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell74     1250   1250  30028  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0  datapathcell9   3410   4660  30947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_5
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 30951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:addr_dma\/main_5     macrocell69   5956   7206  30951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 30958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7198
-------------------------------------   ---- 
End-of-path arrival time (ps)           7198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_2  macrocell48   5948   7198  30958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 30962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_5  macrocell53   5944   7194  30962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 30962p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_6  macrocell54   5944   7194  30962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 31025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  30372  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_1  macrocell54   5881   7131  31025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q        macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_11  macrocell65   5868   7118  31038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 31116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load  datapathcell5   6980   8230  31116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 31120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7037
-------------------------------------   ---- 
End-of-path arrival time (ps)           7037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell31   1250   1250  27853  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_7  macrocell31   5787   7037  31120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 31214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_6  macrocell40   5693   6943  31214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 31266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load  datapathcell5   6980   8230  31266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_3  macrocell41   5616   6866  31291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_5  macrocell48   5608   6858  31298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 31360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q     macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_1  macrocell68   5547   6797  31360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 31360p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_2  macrocell71   5547   6797  31360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:cfg_dma\/main_3
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 31364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q  macrocell68   1250   1250  31364  RISE       1
\MDIO_Interface:cfg_dma\/main_3    macrocell72   5543   6793  31364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 31378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_4  macrocell53   5529   6779  31378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 31378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_5  macrocell54   5529   6779  31378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_2  macrocell53   5527   6777  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 31379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_3  macrocell54   5527   6777  31379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 31394p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q    macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_1  macrocell38   5513   6763  31394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 31399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6758
-------------------------------------   ---- 
End-of-path arrival time (ps)           6758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q     macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_3  macrocell46   5508   6758  31399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 31430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q       macrocell61   1250   1250  28040  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_3  macrocell61   5477   6727  31430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:rd_dma\/main_3
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 31454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc  count7cell    2050   2050  27446  RISE       1
\MDIO_Interface:rd_dma\/main_3        macrocell28   4653   6703  31454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31469p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_8  macrocell41   5438   6688  31469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_1  macrocell58   5433   6683  31474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 31477p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q    macrocell52   1250   1250  30355  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_3  macrocell56   5430   6680  31477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : Net_1951/main_2
Capture Clock  : Net_1951/clock_0
Path slack     : 31482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell54   1250   1250  26062  RISE       1
Net_1951/main_2                      macrocell23   5424   6674  31482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_1
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 31482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:addr_dma\/main_1     macrocell69   5424   6674  31482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 31490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_0  macrocell66   5417   6667  31490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31634p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_1  macrocell48   5273   6523  31634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 31643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_1  macrocell40   5264   6514  31643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:rd_dma\/main_1
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 31645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q  macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:rd_dma\/main_1        macrocell28   5261   6511  31645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 31671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q         macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_0  macrocell63   5235   6485  31671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_6  macrocell65   5235   6485  31671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_0    macrocell48   5447   6467  31690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 31700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_0  macrocell27   5437   6457  31700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 31700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_0    macrocell40   5437   6457  31700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 31713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_8  macrocell66   5194   6444  31713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:info_dma\/main_4
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 31713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:info_dma\/main_4     macrocell70   5194   6444  31713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 31767p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell73     1250   1250  30849  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1  datapathcell9   2589   3839  31767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31768p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_9  macrocell48   5139   6389  31768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_0  macrocell60   5109   6359  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 31798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_0  macrocell61   5109   6359  31798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u1\/so_comb
Path End       : \MDIO_Interface:mdio_o\/main_4
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 31859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6298
-------------------------------------   ---- 
End-of-path arrival time (ps)           6298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u1\/so_comb  datapathcell12   2720   2720  31859  RISE       1
\MDIO_Interface:mdio_o\/main_4            macrocell47      3578   6298  31859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 31929p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q     macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_1  macrocell46   4977   6227  31929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31942p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_0  macrocell65   4965   6215  31942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31966p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1       datapathcell5   1600   1600  31966  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1i      datapathcell6      0   1600  31966  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1_comb  datapathcell6   2270   3870  31966  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_1           macrocell49     2321   6191  31966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1950/main_1
Capture Clock  : Net_1950/clock_0
Path slack     : 31983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  27079  RISE       1
Net_1950/main_1                    macrocell22   4924   6174  31983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1952/main_0
Capture Clock  : Net_1952/clock_0
Path slack     : 31983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  27079  RISE       1
Net_1952/main_0                    macrocell24   4924   6174  31983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:mdio_o\/main_0
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 32033p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  32033  RISE       1
\MDIO_Interface:mdio_o\/main_0             macrocell47   4183   6123  32033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  30372  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_1  macrocell66   4831   6081  32075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0       datapathcell5   1520   1520  32103  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0i      datapathcell6      0   1520  32103  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0_comb  datapathcell6   2230   3750  32103  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_0           macrocell49     2304   6054  32103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_8  macrocell48   4790   6040  32117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  26522  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_5  macrocell40   4781   6031  32126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32130p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  30372  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_1  macrocell65   4777   6027  32130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q   macrocell43   1250   1250  28266  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_4  macrocell45   4749   5999  32158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 32167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q       macrocell60   1250   1250  27786  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_3  macrocell60   4740   5990  32167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q       macrocell48   1250   1250  28299  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_7  macrocell40   4707   5957  32199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1       datapathcell5   1370   1370  32206  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1i      datapathcell6      0   1370  32206  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1_comb  datapathcell6   2260   3630  32206  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_3           macrocell49     2320   5950  32206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_3  macrocell66   4679   5929  32228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:info_dma\/main_0
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 32228p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:info_dma\/main_0     macrocell70   4679   5929  32228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell32   1250   1250  32230  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_4  macrocell41   4677   5927  32230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_4
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 32256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:addr_dma\/main_4     macrocell69   4650   5900  32256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell68   1250   1250  31364  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_9  macrocell65   4633   5883  32273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 32300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_0  macrocell50   4606   5856  32300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 32300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_0  macrocell51   4606   5856  32300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0       datapathcell5   1240   1240  32323  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0i      datapathcell6      0   1240  32323  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0_comb  datapathcell6   2270   3510  32323  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_2           macrocell49     2324   5834  32323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  27446  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_1  macrocell33   3769   5819  32338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32389p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/ce0       datapathcell11   1240   1240  32389  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0i      datapathcell12      0   1240  32389  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0_comb  datapathcell12   2270   3510  32389  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_8   macrocell33      2257   5767  32389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 32431p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q             macrocell28   1250   1250  24971  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_1  macrocell76   4476   5726  32431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 32502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb  datapathcell6   2720   2720  32502  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_4               macrocell46     2935   5655  32502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  30239  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_2  macrocell55   4365   5615  32542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 32554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out           synccell        1020   1020  27042  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si  datapathcell5   4593   5613  32554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_7  macrocell55   4331   5581  32576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 32576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_1  macrocell57   4331   5581  32576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 32592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell62   1250   1250  28503  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_10   macrocell42   4314   5564  32592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 32596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q    macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_6  macrocell56   4311   5561  32596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 32678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q       macrocell46   1250   1250  32678  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_0  macrocell46   4229   5479  32678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_5  macrocell55   4182   5432  32725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 32733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q      macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_0  macrocell38   4173   5423  32733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 32757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell50   1250   1250  28582  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_1  macrocell50   4149   5399  32757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 32757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell50   1250   1250  28582  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_1  macrocell51   4149   5399  32757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q        macrocell46   1250   1250  32678  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_6  macrocell45   4145   5395  32762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  25051  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_2  macrocell65   4135   5385  32772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32779p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  24520  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_2  macrocell41   4127   5377  32779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:mdc_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdc_dly\/clock_0
Path slack     : 32852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/main_0       macrocell29   4285   5305  32852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_9  macrocell55   4046   5296  32861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_4  macrocell65   4025   5275  32881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 32921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_3  macrocell64   3985   5235  32921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:cfg_dma\/main_2
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 32921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:cfg_dma\/main_2      macrocell72   3985   5235  32921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q            macrocell67   1250   1250  32957  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_6  macrocell66   3949   5199  32957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell58   1250   1250  33093  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_6  macrocell53   3813   5063  33093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33093p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell58   1250   1250  33093  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_7  macrocell54   3813   5063  33093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 33117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell43   1250   1250  28266  RISE       1
\MDIO_Interface:bMDIO:capture\/main_3   macrocell39   3790   5040  33117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 33117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q       macrocell43   1250   1250  28266  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_2  macrocell43   3790   5040  33117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 33120p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  30355  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_1  macrocell52   3786   5036  33120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:mdio_o\/main_1
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 33155p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q  macrocell32   1250   1250  32230  RISE       1
\MDIO_Interface:mdio_o\/main_1    macrocell47   3752   5002  33155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:rd_dma\/main_4
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 33156p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q       macrocell28   1250   1250  24971  RISE       1
\MDIO_Interface:rd_dma\/main_4  macrocell28   3750   5000  33156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33159p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_2  macrocell30   3748   4998  33159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 33174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29232  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_2  macrocell52   3733   4983  33174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:sample_carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 33254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:sample_carry\/q  macrocell63   1250   1250  33254  RISE       1
\MDIO_Interface:bMDIO:carry\/main_0    macrocell67   3652   4902  33254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:fw_dma1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 33255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:fw_dma1\/q                macrocell75   1250   1250  33255  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_2  macrocell74   3652   4902  33255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 33286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q       macrocell62   1250   1250  28503  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_3  macrocell62   3621   4871  33286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_0
Path End       : \MDIO_Interface:bMDIO:mdio_enable\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdio_enable\/clock_0
Path slack     : 33290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_0    controlcell2   1210   1210  33290  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/main_0  macrocell26    3657   4867  33290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 33353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_2  macrocell64   3554   4804  33353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:cfg_dma\/main_1
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 33353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:cfg_dma\/main_1      macrocell72   3554   4804  33353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 33419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell73   1250   1250  30849  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_0  macrocell74   3488   4738  33419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : Net_1951/main_3
Capture Clock  : Net_1951/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell55   1250   1250  25078  RISE       1
Net_1951/main_3                      macrocell23   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_2
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:addr_dma\/main_2     macrocell69   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 33481p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q         macrocell56   1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_2  macrocell58   3425   4675  33481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell51   1250   1250  28647  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_2  macrocell50   3417   4667  33490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell51   1250   1250  28647  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_2  macrocell51   3417   4667  33490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  33493  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_4     macrocell30   2723   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  33493  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_3     macrocell31   2723   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 33493p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  33493  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_1      macrocell32   2723   4663  33493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  33494  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_5   macrocell33   2722   4662  33494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 33495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_0  macrocell62   3411   4661  33495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 33497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q       macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_3  macrocell43   3410   4660  33497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell74   1250   1250  30028  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_1  macrocell73   3404   4654  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:fw_dma2\/main_1
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q  macrocell74   1250   1250  30028  RISE       1
\MDIO_Interface:fw_dma2\/main_1      macrocell78   3404   4654  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  27079  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_3  macrocell48   3404   4654  33503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_3  macrocell53   3403   4653  33503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_4  macrocell54   3403   4653  33503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 33505p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q     macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_2  macrocell46   3401   4651  33505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  33493  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_3   macrocell33   2707   4647  33510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  33494  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_6     macrocell30   2702   4642  33514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  33494  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_5     macrocell31   2702   4642  33514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 33514p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  33494  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_3      macrocell32   2702   4642  33514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33515p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  33515  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_4   macrocell33   2701   4641  33515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33521p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  33515  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_5     macrocell30   2695   4635  33521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33521p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  33515  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_4     macrocell31   2695   4635  33521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 33521p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  33515  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_2      macrocell32   2695   4635  33521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell27   1250   1250  33539  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_1  macrocell30   3368   4618  33539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell27   1250   1250  33539  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_1  macrocell31   3368   4618  33539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  25286  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_0    macrocell41   3592   4612  33545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg
Path End       : \MDIO_Interface:bMDIO:carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 33563p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg  datapathcell8    190    190  33563  RISE       1
\MDIO_Interface:bMDIO:carry\/main_2                     macrocell67     4403   4593  33563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  32033  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_2   macrocell33   2582   4522  33635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell48   1250   1250  28299  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_10  macrocell48   3271   4521  33635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  32033  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_3     macrocell30   2570   4510  33647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  32033  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_2     macrocell31   2570   4510  33647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 33647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  32033  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_0      macrocell32   2570   4510  33647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  29780  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_1  macrocell41   3257   4507  33649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_1  macrocell53   3255   4505  33651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33651p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30737  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_2  macrocell54   3255   4505  33651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  33654  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_6   macrocell33   2563   4503  33654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  26062  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_3  macrocell65   3245   4495  33662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  33654  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_7     macrocell30   2554   4494  33662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  33654  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_6     macrocell31   2554   4494  33662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 33662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  33654  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_4      macrocell32   2554   4494  33662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  30372  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_3  macrocell55   3230   4480  33676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  27140  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_7  macrocell33   3161   4411  33746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:fw_dma1\/main_0
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 33750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q  macrocell76   1250   1250  30473  RISE       1
\MDIO_Interface:fw_dma1\/main_0  macrocell75   3156   4406  33750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 33750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q       macrocell76   1250   1250  30473  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_2  macrocell76   3156   4406  33750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 33788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_5  macrocell66   3119   4369  33788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:info_dma\/main_2
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 33788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:info_dma\/main_2     macrocell70   3119   4369  33788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  33812  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_7  macrocell48   3095   4345  33812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 33814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q         macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_2  macrocell63   3093   4343  33814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 33814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25996  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_8  macrocell65   3093   4343  33814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7344
-------------------------------------   ---- 
End-of-path arrival time (ps)           7344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33823  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4234   7344  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 33825p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  33812  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_4  macrocell40   3082   4332  33825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 33945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_1  macrocell64   2961   4211  33945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:cfg_dma\/main_0
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 33945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  25622  RISE       1
\MDIO_Interface:cfg_dma\/main_0      macrocell72   2961   4211  33945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match_dly\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 33978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match_dly\/q  macrocell34   1250   1250  33978  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_3    macrocell38   2929   4179  33978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_4  macrocell66   2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:info_dma\/main_1
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:info_dma\/main_1     macrocell70   2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 33994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q         macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_1  macrocell63   2913   4163  33994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 33994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  26887  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_7  macrocell65   2913   4163  33994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  33812  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_7  macrocell41   2910   4160  33996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 34000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q         macrocell58   1250   1250  33093  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_10  macrocell55   2906   4156  34000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1
Path End       : Net_1950/main_2
Capture Clock  : Net_1950/clock_0
Path slack     : 34011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1  controlcell3   1210   1210  34011  RISE       1
Net_1950/main_2                                   macrocell22    2936   4146  34011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q     macrocell58   1250   1250  33093  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_8  macrocell56   2889   4139  34017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_2
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 34044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4112
-------------------------------------   ---- 
End-of-path arrival time (ps)           4112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_2  controlcell2   1210   1210  34044  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_0     macrocell76    2902   4112  34044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 34064p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell32   1250   1250  32230  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_4  macrocell48   2843   4093  34064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 34249p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_8  macrocell55   2657   3907  34249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 34249p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q      macrocell55   1250   1250  25078  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_2  macrocell57   2657   3907  34249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:rd_dma\/main_2
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 34272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q  macrocell27   1250   1250  33539  RISE       1
\MDIO_Interface:rd_dma\/main_2         macrocell28   2634   3884  34272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 34278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  27244  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_9  macrocell41   2628   3878  34278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell73   1250   1250  30849  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_0  macrocell73   2587   3837  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:fw_dma2\/main_0
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q  macrocell73   1250   1250  30849  RISE       1
\MDIO_Interface:fw_dma2\/main_0      macrocell78   2587   3837  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34380p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q       macrocell56   1250   1250  30027  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_7  macrocell56   2527   3777  34380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 34588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell74   1250   1250  30028  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_1  macrocell74   2319   3569  34588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5  controlcell5   1210   1210  34604  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_2                 macrocell42    2342   3552  34604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3  controlcell4   1210   1210  34606  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_4                  macrocell59    2340   3550  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4  controlcell4   1210   1210  34608  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_3                  macrocell59    2339   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3  controlcell3   1210   1210  34610  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_2             macrocell38    2337   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q       macrocell67   1250   1250  32957  RISE       1
\MDIO_Interface:bMDIO:carry\/main_1  macrocell67   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2  controlcell4   1210   1210  34613  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_5                  macrocell59    2333   3543  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_sram\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_sram\/q       macrocell42   1250   1250  34614  RISE       1
\MDIO_Interface:bMDIO:capture\/main_2  macrocell39   2293   3543  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4  controlcell5   1210   1210  34617  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_3                 macrocell42    2330   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6  controlcell4   1210   1210  34618  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_1                  macrocell59    2329   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6  controlcell5   1210   1210  34618  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_1                 macrocell42    2329   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3  controlcell5   1210   1210  34619  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_4                 macrocell42    2328   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0  controlcell5   1210   1210  34621  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_7                 macrocell42    2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7  controlcell4   1210   1210  34624  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_0                  macrocell59    2323   3533  34624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1  controlcell4   1210   1210  34624  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_6                  macrocell59    2322   3532  34624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34626p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5  controlcell4   1210   1210  34626  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_2                  macrocell59    2321   3531  34626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0  controlcell4   1210   1210  34627  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_7                  macrocell59    2320   3530  34627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7  controlcell5   1210   1210  34628  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_0                 macrocell42    2319   3529  34628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1  controlcell5   1210   1210  34633  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_6                 macrocell42    2314   3524  34633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2  controlcell5   1210   1210  34635  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_5                 macrocell42    2312   3522  34635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_1
Path End       : Net_1950/main_0
Capture Clock  : Net_1950/clock_0
Path slack     : 34637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_1  controlcell2   1210   1210  34637  RISE       1
Net_1950/main_0                          macrocell22    2310   3520  34637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 34668p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q       macrocell68   1250   1250  31364  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_3  macrocell68   2238   3488  34668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 34668p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell68   1250   1250  31364  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_4  macrocell71   2238   3488  34668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  30131  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_6  macrocell71   2236   3486  34670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_3
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 35765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb  datapathcell4   3110   3110  35765  RISE       1
\MDIO_host_2:MdioStatusReg\/status_3       statuscell1     2292   5402  35765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb  datapathcell5    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir      datapathcell6      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb  datapathcell7    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir      datapathcell8      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb  datapathcell11    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/sir      datapathcell12      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 84915p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36585
-------------------------------------   ----- 
End-of-path arrival time (ps)           36585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  84915  RISE       1
MDIO_M(0)/pin_input                iocell2         6560   7810  84915  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23665  84915  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23665  84915  RISE       1
MDIO_M(0)/fb                       iocell2         6830  30495  84915  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6090  36585  84915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_1\/main_2
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 99357p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22133
-------------------------------------   ----- 
End-of-path arrival time (ps)           22133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  99357  RISE       1
Net_2054/main_1                    macrocell6    6156   8096  99357  RISE       1
Net_2054/q                         macrocell6    3350  11446  99357  RISE       1
\MDIO_host_2:cfg_1_split\/main_10  macrocell14   3729  15174  99357  RISE       1
\MDIO_host_2:cfg_1_split\/q        macrocell14   3350  18524  99357  RISE       1
\MDIO_host_2:cfg_1\/main_2         macrocell20   3609  22133  99357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioCounter\/load
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 101804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -5360
--------------------------------------------   ------ 
End-of-path required time (ps)                 119640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17836
-------------------------------------   ----- 
End-of-path arrival time (ps)           17836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q            macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:status_val_1\/main_0  macrocell3    7755   9005  101804  RISE       1
\MDIO_host_2:status_val_1\/q       macrocell3    3350  12355  101804  RISE       1
\MDIO_host_2:MdioCounter\/load     count7cell    5481  17836  101804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_2
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 105171p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19329
-------------------------------------   ----- 
End-of-path arrival time (ps)           19329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q               macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:status_val_2\/main_0     macrocell4    8474   9724  105171  RISE       1
\MDIO_host_2:status_val_2\/q          macrocell4    3350  13074  105171  RISE       1
\MDIO_host_2:MdioStatusReg\/status_2  statuscell1   6255  19329  105171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:MdioCounter\/enable
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 106009p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -4060
--------------------------------------------   ------ 
End-of-path required time (ps)                 120940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14931
-------------------------------------   ----- 
End-of-path arrival time (ps)           14931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q           macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:en_count\/main_2     macrocell5    8000   9250  106009  RISE       1
\MDIO_host_2:en_count\/q          macrocell5    3350  12600  106009  RISE       1
\MDIO_host_2:MdioCounter\/enable  count7cell    2331  14931  106009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_1
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 106049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18451
-------------------------------------   ----- 
End-of-path arrival time (ps)           18451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q               macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:status_val_1\/main_0     macrocell3    7755   9005  101804  RISE       1
\MDIO_host_2:status_val_1\/q          macrocell3    3350  12355  101804  RISE       1
\MDIO_host_2:MdioStatusReg\/status_1  statuscell1   6096  18451  106049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 110203p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell19     1250   1250  110203  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_2  datapathcell4   7537   8787  110203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 110204p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8786
-------------------------------------   ---- 
End-of-path arrival time (ps)           8786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell19     1250   1250  110203  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_2  datapathcell3   7536   8786  110204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_1\/main_0
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 110864p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:State_1\/main_0  macrocell17   9376  10626  110864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_0\/main_0
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 110864p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:State_0\/main_0  macrocell18   9376  10626  110864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_0\/main_0
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 111179p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:cfg_0\/main_0  macrocell21   9061  10311  111179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2069/main_1
Capture Clock  : Net_2069/clock_0
Path slack     : 111766p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell16   1250   1250  101804  RISE       1
Net_2069/main_1          macrocell13   8474   9724  111766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_0
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 111766p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:cfg_2\/main_0  macrocell19   8474   9724  111766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:State_0\/main_5
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 111801p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  111801  RISE       1
\MDIO_host_2:State_0\/main_5               macrocell18     6109   9689  111801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_2
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 112053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:cfg_0\/main_2  macrocell21   8187   9437  112053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2086/main_2
Capture Clock  : Net_2086/clock_0
Path slack     : 112240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell18   1250   1250  102430  RISE       1
Net_2086/main_2          macrocell12   8000   9250  112240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_2\/main_2
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 112240p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:State_2\/main_2  macrocell16   8000   9250  112240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:cfg_0\/main_10
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 112385p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9105
-------------------------------------   ---- 
End-of-path arrival time (ps)           9105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  111801  RISE       1
\MDIO_host_2:cfg_0\/main_10                macrocell21     5525   9105  112385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_0\/main_1
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 112728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:cfg_0\/main_1  macrocell21   7512   8762  112728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2086/main_1
Capture Clock  : Net_2086/clock_0
Path slack     : 112745p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell17   1250   1250  102933  RISE       1
Net_2086/main_1          macrocell12   7495   8745  112745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_2\/main_1
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 112745p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:State_2\/main_1  macrocell16   7495   8745  112745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_1
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 112745p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:cfg_1\/main_1  macrocell20   7495   8745  112745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_1\/main_4
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 112854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  112854  RISE       1
\MDIO_host_2:State_1\/main_4  macrocell17   6586   8636  112854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_0\/main_4
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 112854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  112854  RISE       1
\MDIO_host_2:State_0\/main_4  macrocell18   6586   8636  112854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 112862p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell20     1250   1250  109315  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_1  datapathcell3   4878   6128  112862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2086/main_0
Capture Clock  : Net_2086/clock_0
Path slack     : 113371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell16   1250   1250  101804  RISE       1
Net_2086/main_0          macrocell12   6869   8119  113371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_2\/main_0
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 113371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:State_2\/main_0  macrocell16   6869   8119  113371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_1\/main_0
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 113371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8119
-------------------------------------   ---- 
End-of-path arrival time (ps)           8119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250  101804  RISE       1
\MDIO_host_2:cfg_1\/main_0  macrocell20   6869   8119  113371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_0\/main_4
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940   99357  RISE       1
\MDIO_host_2:cfg_0\/main_4         macrocell21   6156   8096  113394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_0\/main_3
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940   99517  RISE       1
\MDIO_host_2:cfg_0\/main_3         macrocell21   5996   7936  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_0\/main_8
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113786p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940   99749  RISE       1
\MDIO_host_2:cfg_0\/main_8         macrocell21   5764   7704  113786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 113833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell20     1250   1250  109315  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_1  datapathcell4   3907   5157  113833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_0\/main_5
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113903p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940   99866  RISE       1
\MDIO_host_2:cfg_0\/main_5         macrocell21   5647   7587  113903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_0\/main_9
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 114164p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  100127  RISE       1
\MDIO_host_2:cfg_0\/main_9         macrocell21   5386   7326  114164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_2\/main_3
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 114180p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  114180  RISE       1
\MDIO_host_2:State_2\/main_3            macrocell16    6100   7310  114180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_0\/main_7
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 114268p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  100231  RISE       1
\MDIO_host_2:cfg_0\/main_7         macrocell21   5282   7222  114268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 114406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell21     1250   1250  114406  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_0  datapathcell3   3334   4584  114406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 114407p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell21     1250   1250  114406  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_0  datapathcell4   3333   4583  114407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_0\/main_6
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 114464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  100427  RISE       1
\MDIO_host_2:cfg_0\/main_6         macrocell21   5086   7026  114464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2069/main_2
Capture Clock  : Net_2069/clock_0
Path slack     : 115456p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell17   1250   1250  102933  RISE       1
Net_2069/main_2          macrocell13   4784   6034  115456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_2\/main_1
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 115456p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:cfg_2\/main_1  macrocell19   4784   6034  115456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2069/main_3
Capture Clock  : Net_2069/clock_0
Path slack     : 115705p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell18   1250   1250  102430  RISE       1
Net_2069/main_3          macrocell13   4535   5785  115705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_2\/main_2
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 115705p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:cfg_2\/main_2  macrocell19   4535   5785  115705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/so_comb
Path End       : Net_2086/main_3
Capture Clock  : Net_2086/clock_0
Path slack     : 116056p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/so_comb  datapathcell4   2520   2520  116056  RISE       1
Net_2086/main_3                   macrocell12     2914   5434  116056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_1\/main_3
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116158p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  114180  RISE       1
\MDIO_host_2:State_1\/main_3            macrocell17    4122   5332  116158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_0\/main_3
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116158p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  114180  RISE       1
\MDIO_host_2:State_0\/main_3            macrocell18    4122   5332  116158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_1\/main_1
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:State_1\/main_1  macrocell17   3780   5030  116460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_0\/main_1
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  102933  RISE       1
\MDIO_host_2:State_0\/main_1  macrocell18   3780   5030  116460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_1\/main_2
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116503p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:State_1\/main_2  macrocell17   3737   4987  116503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_0\/main_2
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116503p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  102430  RISE       1
\MDIO_host_2:State_0\/main_2  macrocell18   3737   4987  116503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2069/q
Path End       : Net_2069/main_0
Capture Clock  : Net_2069/clock_0
Path slack     : 116811p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2069/q       macrocell13   1250   1250  105115  RISE       1
Net_2069/main_0  macrocell13   3429   4679  116811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_3
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 116846p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q       macrocell19   1250   1250  110203  RISE       1
\MDIO_host_2:cfg_2\/main_3  macrocell19   3394   4644  116846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_2\/main_4
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 117107p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  112854  RISE       1
\MDIO_host_2:State_2\/main_4  macrocell16   2333   4383  117107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_11
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q        macrocell21   1250   1250  114406  RISE       1
\MDIO_host_2:cfg_0\/main_11  macrocell21   2242   3492  117998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u0\/sol_msb
Path End       : \MDIO_host_2:cntrl16:u1\/sir
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 121460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3020
--------------------------------------------   ------ 
End-of-path required time (ps)                 121980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u0\/sol_msb  datapathcell3    520    520  121460  RISE       1
\MDIO_host_2:cntrl16:u1\/sir      datapathcell4      0    520  121460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33277538p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277538  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   6819   8069  33277538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1882/main_1
Capture Clock  : Net_1882/clock_0
Path slack     : 33278872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  33278872  RISE       1
Net_1882/main_1                       macrocell15     6774   9284  33278872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33279045p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33277538  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   5312   6562  33279045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1881/main_0
Capture Clock  : Net_1881/clock_0
Path slack     : 33281006p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33277538  RISE       1
Net_1881/main_0                  macrocell11   5901   7151  33281006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1882/main_0
Capture Clock  : Net_1882/clock_0
Path slack     : 33281006p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33277538  RISE       1
Net_1882/main_0                  macrocell15   5901   7151  33281006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  33281018  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2299   4589  33281018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  33281032  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2285   4575  33281032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1881/main_1
Capture Clock  : Net_1881/clock_0
Path slack     : 33283319p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  33283319  RISE       1
Net_1881/main_1                       macrocell11     2328   4838  33283319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

