

================================================================
== Vitis HLS Report for 'init_block_AB_proc45_Pipeline_init_block_AB'
================================================================
* Date:           Sat Sep 16 07:19:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  2.567 us|  2.567 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |      769|      769|         3|          1|          1|   768|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |       64|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      153|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     0|      153|      110|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |                                Module                                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |p_ZL4buf7_0_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_0_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_10_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_10_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_11_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_11_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_12_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_12_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_13_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_13_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_14_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_14_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_15_U  |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_15_ROM_AUTO_1R  |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_1_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_1_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_2_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_2_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_3_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_3_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_4_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_4_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_5_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_5_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_6_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_6_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_7_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_7_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_8_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_8_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    |p_ZL4buf7_9_U   |init_block_AB_proc45_Pipeline_init_block_AB_p_ZL4buf7_9_ROM_AUTO_1R   |        4|  0|   0|    0|  18432|    8|     1|       147456|
    +----------------+----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                                                                      |       64|  0|   0|    0| 294912|  128|    16|      2359296|
    +----------------+----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln166_fu_560_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln174_fu_570_p2               |         +|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln166_fu_554_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          38|          30|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_39    |   9|          2|   10|         20|
    |block_A_loader1_blk_n    |   9|          2|    1|          2|
    |block_B_loader2_blk_n    |   9|          2|    1|          2|
    |k_fu_106                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_39_reg_685                      |  10|   0|   10|          0|
    |k_fu_106                          |  10|   0|   10|          0|
    |p_ZL4buf7_0_load_reg_854          |   8|   0|    8|          0|
    |p_ZL4buf7_10_load_reg_904         |   8|   0|    8|          0|
    |p_ZL4buf7_11_load_reg_909         |   8|   0|    8|          0|
    |p_ZL4buf7_12_load_reg_914         |   8|   0|    8|          0|
    |p_ZL4buf7_13_load_reg_919         |   8|   0|    8|          0|
    |p_ZL4buf7_14_load_reg_924         |   8|   0|    8|          0|
    |p_ZL4buf7_15_load_reg_929         |   8|   0|    8|          0|
    |p_ZL4buf7_1_load_reg_859          |   8|   0|    8|          0|
    |p_ZL4buf7_2_load_reg_864          |   8|   0|    8|          0|
    |p_ZL4buf7_3_load_reg_869          |   8|   0|    8|          0|
    |p_ZL4buf7_4_load_reg_874          |   8|   0|    8|          0|
    |p_ZL4buf7_5_load_reg_879          |   8|   0|    8|          0|
    |p_ZL4buf7_6_load_reg_884          |   8|   0|    8|          0|
    |p_ZL4buf7_7_load_reg_889          |   8|   0|    8|          0|
    |p_ZL4buf7_8_load_reg_894          |   8|   0|    8|          0|
    |p_ZL4buf7_9_load_reg_899          |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 153|   0|  153|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  init_block_AB_proc45_Pipeline_init_block_AB|  return value|
|block_A_loader1_din             |  out|  128|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_num_data_valid  |   in|    3|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_fifo_cap        |   in|    3|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_full_n          |   in|    1|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_write           |  out|    1|     ap_fifo|                              block_A_loader1|       pointer|
|block_B_loader2_din             |  out|  128|     ap_fifo|                              block_B_loader2|       pointer|
|block_B_loader2_num_data_valid  |   in|    3|     ap_fifo|                              block_B_loader2|       pointer|
|block_B_loader2_fifo_cap        |   in|    3|     ap_fifo|                              block_B_loader2|       pointer|
|block_B_loader2_full_n          |   in|    1|     ap_fifo|                              block_B_loader2|       pointer|
|block_B_loader2_write           |  out|    1|     ap_fifo|                              block_B_loader2|       pointer|
|sub_ln174                       |   in|   15|     ap_none|                                    sub_ln174|        scalar|
|A_0_address0                    |  out|   10|   ap_memory|                                          A_0|         array|
|A_0_ce0                         |  out|    1|   ap_memory|                                          A_0|         array|
|A_0_q0                          |   in|    8|   ap_memory|                                          A_0|         array|
|A_1_address0                    |  out|   10|   ap_memory|                                          A_1|         array|
|A_1_ce0                         |  out|    1|   ap_memory|                                          A_1|         array|
|A_1_q0                          |   in|    8|   ap_memory|                                          A_1|         array|
|A_2_address0                    |  out|   10|   ap_memory|                                          A_2|         array|
|A_2_ce0                         |  out|    1|   ap_memory|                                          A_2|         array|
|A_2_q0                          |   in|    8|   ap_memory|                                          A_2|         array|
|A_3_address0                    |  out|   10|   ap_memory|                                          A_3|         array|
|A_3_ce0                         |  out|    1|   ap_memory|                                          A_3|         array|
|A_3_q0                          |   in|    8|   ap_memory|                                          A_3|         array|
|A_4_address0                    |  out|   10|   ap_memory|                                          A_4|         array|
|A_4_ce0                         |  out|    1|   ap_memory|                                          A_4|         array|
|A_4_q0                          |   in|    8|   ap_memory|                                          A_4|         array|
|A_5_address0                    |  out|   10|   ap_memory|                                          A_5|         array|
|A_5_ce0                         |  out|    1|   ap_memory|                                          A_5|         array|
|A_5_q0                          |   in|    8|   ap_memory|                                          A_5|         array|
|A_6_address0                    |  out|   10|   ap_memory|                                          A_6|         array|
|A_6_ce0                         |  out|    1|   ap_memory|                                          A_6|         array|
|A_6_q0                          |   in|    8|   ap_memory|                                          A_6|         array|
|A_7_address0                    |  out|   10|   ap_memory|                                          A_7|         array|
|A_7_ce0                         |  out|    1|   ap_memory|                                          A_7|         array|
|A_7_q0                          |   in|    8|   ap_memory|                                          A_7|         array|
|A_8_address0                    |  out|   10|   ap_memory|                                          A_8|         array|
|A_8_ce0                         |  out|    1|   ap_memory|                                          A_8|         array|
|A_8_q0                          |   in|    8|   ap_memory|                                          A_8|         array|
|A_9_address0                    |  out|   10|   ap_memory|                                          A_9|         array|
|A_9_ce0                         |  out|    1|   ap_memory|                                          A_9|         array|
|A_9_q0                          |   in|    8|   ap_memory|                                          A_9|         array|
|A_10_address0                   |  out|   10|   ap_memory|                                         A_10|         array|
|A_10_ce0                        |  out|    1|   ap_memory|                                         A_10|         array|
|A_10_q0                         |   in|    8|   ap_memory|                                         A_10|         array|
|A_11_address0                   |  out|   10|   ap_memory|                                         A_11|         array|
|A_11_ce0                        |  out|    1|   ap_memory|                                         A_11|         array|
|A_11_q0                         |   in|    8|   ap_memory|                                         A_11|         array|
|A_12_address0                   |  out|   10|   ap_memory|                                         A_12|         array|
|A_12_ce0                        |  out|    1|   ap_memory|                                         A_12|         array|
|A_12_q0                         |   in|    8|   ap_memory|                                         A_12|         array|
|A_13_address0                   |  out|   10|   ap_memory|                                         A_13|         array|
|A_13_ce0                        |  out|    1|   ap_memory|                                         A_13|         array|
|A_13_q0                         |   in|    8|   ap_memory|                                         A_13|         array|
|A_14_address0                   |  out|   10|   ap_memory|                                         A_14|         array|
|A_14_ce0                        |  out|    1|   ap_memory|                                         A_14|         array|
|A_14_q0                         |   in|    8|   ap_memory|                                         A_14|         array|
|A_15_address0                   |  out|   10|   ap_memory|                                         A_15|         array|
|A_15_ce0                        |  out|    1|   ap_memory|                                         A_15|         array|
|A_15_q0                         |   in|    8|   ap_memory|                                         A_15|         array|
+--------------------------------+-----+-----+------------+---------------------------------------------+--------------+

