INFO-FLOW: Workspace /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1 opened at Thu May 05 03:03:01 CST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.26 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cordic_task_pipeline/cordic.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cordic_task_pipeline/cordic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cordic_task_pipeline/cordic.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "cordic_task_pipeline/cordic.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp" 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E cordic_task_pipeline/cordic.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp
Command       clang done; 1.41 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.55 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp"  -o "/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/useless.bc
Command       clang done; 1.64 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp std=gnu++98 -directive=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.52 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp std=gnu++98 -directive=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordic.pp.0.cpp.diag.yml /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordic.pp.0.cpp.out.log 2> /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordic.pp.0.cpp.err.log 
Command       ap_eval done; 0.56 sec.
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: cordic_task_pipeline/cordic.cpp:69:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 cordic_task_pipeline/cordic.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cordic_task_pipeline/cordic.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/tidy-3.1.cordic.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/tidy-3.1.cordic.pp.0.cpp.out.log 2> /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/tidy-3.1.cordic.pp.0.cpp.err.log 
Command         ap_eval done; 0.62 sec.
Execute         ap_eval exec -ignorestderr /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/xilinx-legacy-rewriter.cordic.pp.0.cpp.out.log 2> /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/xilinx-legacy-rewriter.cordic.pp.0.cpp.err.log 
Command         ap_eval done; 0.42 sec.
Command       tidy_31 done; 1.04 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.bc" 
INFO-FLOW: exec /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/jiaming/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/jiaming/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.bc
Command       clang done; 1.7 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.g.bc -hls-opt -except-internalize cordic -L/home/jiaming/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.71 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4627 ; free virtual = 10613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4627 ; free virtual = 10613
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.pp.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/jiaming/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cordic -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.0.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4612 ; free virtual = 10605
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.1.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4601 ; free virtual = 10603
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.g.1.bc to /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.1.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'cordic', detected/extracted 17 process function(s): 
	 'Block_ap_fixed_base.exit1_proc35'
	 'one_stage20'
	 'one_stage21'
	 'one_stage22'
	 'one_stage23'
	 'one_stage24'
	 'one_stage25'
	 'one_stage26'
	 'one_stage27'
	 'one_stage28'
	 'one_stage29'
	 'one_stage30'
	 'one_stage31'
	 'one_stage32'
	 'one_stage33'
	 'one_stage34'
	 'Block_ap_fixed_base.exit117_proc36'.
Command         transform done; 0.45 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4589 ; free virtual = 10569
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.2.bc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Block_ap_fixed_base.exit1_proc35' to 'Block_ap_fixed_base.' (cordic_task_pipeline/cordic.cpp:52)
WARNING: [XFORM 203-631] Renaming function 'Block_ap_fixed_base.exit117_proc36' to 'Block_ap_fixed_base..1' (cordic_task_pipeline/cordic.cpp:115:3)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'one_stage' is missing or was optimized away (cordic_task_pipeline/cordic.cpp:50:1)
Command         transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4422 ; free virtual = 10422
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.08 sec.
Command     elaborate done; 12.46 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
Execute       ap_set_top_model cordic 
WARNING: [SYN 201-103] Legalizing function name 'Block_ap_fixed_base.' to 'Block_ap_fixed_base_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_ap_fixed_base..1' to 'Block_ap_fixed_base_1'.
Execute       get_model_list cordic -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cordic 
Execute       preproc_iomode -model Block_ap_fixed_base..1 
Execute       preproc_iomode -model one_stage34 
Execute       preproc_iomode -model one_stage33 
Execute       preproc_iomode -model one_stage32 
Execute       preproc_iomode -model one_stage31 
Execute       preproc_iomode -model one_stage30 
Execute       preproc_iomode -model one_stage29 
Execute       preproc_iomode -model one_stage28 
Execute       preproc_iomode -model one_stage27 
Execute       preproc_iomode -model one_stage26 
Execute       preproc_iomode -model one_stage25 
Execute       preproc_iomode -model one_stage24 
Execute       preproc_iomode -model one_stage23 
Execute       preproc_iomode -model one_stage22 
Execute       preproc_iomode -model one_stage21 
Execute       preproc_iomode -model one_stage20 
Execute       preproc_iomode -model Block_ap_fixed_base. 
Execute       get_model_list cordic -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic
INFO-FLOW: Configuring Module : Block_ap_fixed_base. ...
Execute       set_default_model Block_ap_fixed_base. 
Execute       apply_spec_resource_limit Block_ap_fixed_base. 
INFO-FLOW: Configuring Module : one_stage20 ...
Execute       set_default_model one_stage20 
Execute       apply_spec_resource_limit one_stage20 
INFO-FLOW: Configuring Module : one_stage21 ...
Execute       set_default_model one_stage21 
Execute       apply_spec_resource_limit one_stage21 
INFO-FLOW: Configuring Module : one_stage22 ...
Execute       set_default_model one_stage22 
Execute       apply_spec_resource_limit one_stage22 
INFO-FLOW: Configuring Module : one_stage23 ...
Execute       set_default_model one_stage23 
Execute       apply_spec_resource_limit one_stage23 
INFO-FLOW: Configuring Module : one_stage24 ...
Execute       set_default_model one_stage24 
Execute       apply_spec_resource_limit one_stage24 
INFO-FLOW: Configuring Module : one_stage25 ...
Execute       set_default_model one_stage25 
Execute       apply_spec_resource_limit one_stage25 
INFO-FLOW: Configuring Module : one_stage26 ...
Execute       set_default_model one_stage26 
Execute       apply_spec_resource_limit one_stage26 
INFO-FLOW: Configuring Module : one_stage27 ...
Execute       set_default_model one_stage27 
Execute       apply_spec_resource_limit one_stage27 
INFO-FLOW: Configuring Module : one_stage28 ...
Execute       set_default_model one_stage28 
Execute       apply_spec_resource_limit one_stage28 
INFO-FLOW: Configuring Module : one_stage29 ...
Execute       set_default_model one_stage29 
Execute       apply_spec_resource_limit one_stage29 
INFO-FLOW: Configuring Module : one_stage30 ...
Execute       set_default_model one_stage30 
Execute       apply_spec_resource_limit one_stage30 
INFO-FLOW: Configuring Module : one_stage31 ...
Execute       set_default_model one_stage31 
Execute       apply_spec_resource_limit one_stage31 
INFO-FLOW: Configuring Module : one_stage32 ...
Execute       set_default_model one_stage32 
Execute       apply_spec_resource_limit one_stage32 
INFO-FLOW: Configuring Module : one_stage33 ...
Execute       set_default_model one_stage33 
Execute       apply_spec_resource_limit one_stage33 
INFO-FLOW: Configuring Module : one_stage34 ...
Execute       set_default_model one_stage34 
Execute       apply_spec_resource_limit one_stage34 
INFO-FLOW: Configuring Module : Block_ap_fixed_base..1 ...
Execute       set_default_model Block_ap_fixed_base..1 
Execute       apply_spec_resource_limit Block_ap_fixed_base..1 
INFO-FLOW: Configuring Module : cordic ...
Execute       set_default_model cordic 
Execute       apply_spec_resource_limit cordic 
INFO-FLOW: Model list for preprocess: Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic
INFO-FLOW: Preprocessing Module: Block_ap_fixed_base. ...
Execute       set_default_model Block_ap_fixed_base. 
Execute       cdfg_preprocess -model Block_ap_fixed_base. 
Execute       rtl_gen_preprocess Block_ap_fixed_base. 
INFO-FLOW: Preprocessing Module: one_stage20 ...
Execute       set_default_model one_stage20 
Execute       cdfg_preprocess -model one_stage20 
Execute       rtl_gen_preprocess one_stage20 
INFO-FLOW: Preprocessing Module: one_stage21 ...
Execute       set_default_model one_stage21 
Execute       cdfg_preprocess -model one_stage21 
Execute       rtl_gen_preprocess one_stage21 
INFO-FLOW: Preprocessing Module: one_stage22 ...
Execute       set_default_model one_stage22 
Execute       cdfg_preprocess -model one_stage22 
Execute       rtl_gen_preprocess one_stage22 
INFO-FLOW: Preprocessing Module: one_stage23 ...
Execute       set_default_model one_stage23 
Execute       cdfg_preprocess -model one_stage23 
Execute       rtl_gen_preprocess one_stage23 
INFO-FLOW: Preprocessing Module: one_stage24 ...
Execute       set_default_model one_stage24 
Execute       cdfg_preprocess -model one_stage24 
Execute       rtl_gen_preprocess one_stage24 
INFO-FLOW: Preprocessing Module: one_stage25 ...
Execute       set_default_model one_stage25 
Execute       cdfg_preprocess -model one_stage25 
Execute       rtl_gen_preprocess one_stage25 
INFO-FLOW: Preprocessing Module: one_stage26 ...
Execute       set_default_model one_stage26 
Execute       cdfg_preprocess -model one_stage26 
Execute       rtl_gen_preprocess one_stage26 
INFO-FLOW: Preprocessing Module: one_stage27 ...
Execute       set_default_model one_stage27 
Execute       cdfg_preprocess -model one_stage27 
Execute       rtl_gen_preprocess one_stage27 
INFO-FLOW: Preprocessing Module: one_stage28 ...
Execute       set_default_model one_stage28 
Execute       cdfg_preprocess -model one_stage28 
Execute       rtl_gen_preprocess one_stage28 
INFO-FLOW: Preprocessing Module: one_stage29 ...
Execute       set_default_model one_stage29 
Execute       cdfg_preprocess -model one_stage29 
Execute       rtl_gen_preprocess one_stage29 
INFO-FLOW: Preprocessing Module: one_stage30 ...
Execute       set_default_model one_stage30 
Execute       cdfg_preprocess -model one_stage30 
Execute       rtl_gen_preprocess one_stage30 
INFO-FLOW: Preprocessing Module: one_stage31 ...
Execute       set_default_model one_stage31 
Execute       cdfg_preprocess -model one_stage31 
Execute       rtl_gen_preprocess one_stage31 
INFO-FLOW: Preprocessing Module: one_stage32 ...
Execute       set_default_model one_stage32 
Execute       cdfg_preprocess -model one_stage32 
Execute       rtl_gen_preprocess one_stage32 
INFO-FLOW: Preprocessing Module: one_stage33 ...
Execute       set_default_model one_stage33 
Execute       cdfg_preprocess -model one_stage33 
Execute       rtl_gen_preprocess one_stage33 
INFO-FLOW: Preprocessing Module: one_stage34 ...
Execute       set_default_model one_stage34 
Execute       cdfg_preprocess -model one_stage34 
Execute       rtl_gen_preprocess one_stage34 
INFO-FLOW: Preprocessing Module: Block_ap_fixed_base..1 ...
Execute       set_default_model Block_ap_fixed_base..1 
Execute       cdfg_preprocess -model Block_ap_fixed_base..1 
Execute       rtl_gen_preprocess Block_ap_fixed_base..1 
INFO-FLOW: Preprocessing Module: cordic ...
Execute       set_default_model cordic 
Execute       cdfg_preprocess -model cordic 
Execute       rtl_gen_preprocess cordic 
INFO-FLOW: Model list for synthesis: Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ap_fixed_base_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_ap_fixed_base. 
Execute       schedule -model Block_ap_fixed_base. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.05 seconds; current allocated memory: 308.053 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.sched.adb -f 
INFO-FLOW: Finish scheduling Block_ap_fixed_base..
Execute       set_default_model Block_ap_fixed_base. 
Execute       bind -model Block_ap_fixed_base. 
BIND OPTION: model=Block_ap_fixed_base.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 308.106 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.bind.adb -f 
INFO-FLOW: Finish binding Block_ap_fixed_base..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage20 
Execute       schedule -model one_stage20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 308.250 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage20.
Execute       set_default_model one_stage20 
Execute       bind -model one_stage20 
BIND OPTION: model=one_stage20
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 308.377 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.bind.adb -f 
INFO-FLOW: Finish binding one_stage20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage21 
Execute       schedule -model one_stage21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 308.516 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage21.
Execute       set_default_model one_stage21 
Execute       bind -model one_stage21 
BIND OPTION: model=one_stage21
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 308.657 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.bind.adb -f 
INFO-FLOW: Finish binding one_stage21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage22 
Execute       schedule -model one_stage22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 308.759 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage22.
Execute       set_default_model one_stage22 
Execute       bind -model one_stage22 
BIND OPTION: model=one_stage22
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 308.938 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.bind.adb -f 
INFO-FLOW: Finish binding one_stage22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage23 
Execute       schedule -model one_stage23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 309.039 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage23.
Execute       set_default_model one_stage23 
Execute       bind -model one_stage23 
BIND OPTION: model=one_stage23
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 309.182 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.bind.adb -f 
INFO-FLOW: Finish binding one_stage23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage24 
Execute       schedule -model one_stage24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 309.312 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage24.
Execute       set_default_model one_stage24 
Execute       bind -model one_stage24 
BIND OPTION: model=one_stage24
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.456 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.bind.adb -f 
INFO-FLOW: Finish binding one_stage24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage25 
Execute       schedule -model one_stage25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 309.556 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage25.
Execute       set_default_model one_stage25 
Execute       bind -model one_stage25 
BIND OPTION: model=one_stage25
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.701 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.bind.adb -f 
INFO-FLOW: Finish binding one_stage25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage26 
Execute       schedule -model one_stage26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 309.800 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage26.
Execute       set_default_model one_stage26 
Execute       bind -model one_stage26 
BIND OPTION: model=one_stage26
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 309.945 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.bind.adb -f 
INFO-FLOW: Finish binding one_stage26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage27 
Execute       schedule -model one_stage27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 310.028 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage27.
Execute       set_default_model one_stage27 
Execute       bind -model one_stage27 
BIND OPTION: model=one_stage27
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 310.173 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.bind.adb -f 
INFO-FLOW: Finish binding one_stage27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage28 
Execute       schedule -model one_stage28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 310.309 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage28.
Execute       set_default_model one_stage28 
Execute       bind -model one_stage28 
BIND OPTION: model=one_stage28
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 310.453 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.bind.adb -f 
INFO-FLOW: Finish binding one_stage28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage29 
Execute       schedule -model one_stage29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 310.615 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage29.
Execute       set_default_model one_stage29 
Execute       bind -model one_stage29 
BIND OPTION: model=one_stage29
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 310.757 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.bind.adb -f 
INFO-FLOW: Finish binding one_stage29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage30 
Execute       schedule -model one_stage30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 310.851 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage30.
Execute       set_default_model one_stage30 
Execute       bind -model one_stage30 
BIND OPTION: model=one_stage30
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 310.990 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.bind.adb -f 
INFO-FLOW: Finish binding one_stage30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage31 
Execute       schedule -model one_stage31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 311.085 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage31.
Execute       set_default_model one_stage31 
Execute       bind -model one_stage31 
BIND OPTION: model=one_stage31
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 311.225 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.bind.adb -f 
INFO-FLOW: Finish binding one_stage31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage32 
Execute       schedule -model one_stage32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 311.315 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage32.
Execute       set_default_model one_stage32 
Execute       bind -model one_stage32 
BIND OPTION: model=one_stage32
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 311.492 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.bind.adb -f 
INFO-FLOW: Finish binding one_stage32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage33 
Execute       schedule -model one_stage33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 311.584 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage33.
Execute       set_default_model one_stage33 
Execute       bind -model one_stage33 
BIND OPTION: model=one_stage33
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 311.727 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.bind.adb -f 
INFO-FLOW: Finish binding one_stage33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'one_stage34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model one_stage34 
Execute       schedule -model one_stage34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 311.849 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.sched.adb -f 
INFO-FLOW: Finish scheduling one_stage34.
Execute       set_default_model one_stage34 
Execute       bind -model one_stage34 
BIND OPTION: model=one_stage34
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 311.987 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.bind.adb -f 
INFO-FLOW: Finish binding one_stage34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ap_fixed_base_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_ap_fixed_base..1 
Execute       schedule -model Block_ap_fixed_base..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 312.025 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.sched.adb -f 
INFO-FLOW: Finish scheduling Block_ap_fixed_base..1.
Execute       set_default_model Block_ap_fixed_base..1 
Execute       bind -model Block_ap_fixed_base..1 
BIND OPTION: model=Block_ap_fixed_base..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 312.062 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.verbose.bind.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.bind.adb -f 
INFO-FLOW: Finish binding Block_ap_fixed_base..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordic 
Execute       schedule -model cordic 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 312.442 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.verbose.sched.rpt 
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.sched.adb -f 
INFO-FLOW: Finish scheduling cordic.
Execute       set_default_model cordic 
Execute       bind -model cordic 
BIND OPTION: model=cordic
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 313.561 MB.
Execute       syn_report -verbosereport -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.bind.adb -f 
INFO-FLOW: Finish binding cordic.
Execute       get_model_list cordic -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_ap_fixed_base. 
Execute       rtl_gen_preprocess one_stage20 
Execute       rtl_gen_preprocess one_stage21 
Execute       rtl_gen_preprocess one_stage22 
Execute       rtl_gen_preprocess one_stage23 
Execute       rtl_gen_preprocess one_stage24 
Execute       rtl_gen_preprocess one_stage25 
Execute       rtl_gen_preprocess one_stage26 
Execute       rtl_gen_preprocess one_stage27 
Execute       rtl_gen_preprocess one_stage28 
Execute       rtl_gen_preprocess one_stage29 
Execute       rtl_gen_preprocess one_stage30 
Execute       rtl_gen_preprocess one_stage31 
Execute       rtl_gen_preprocess one_stage32 
Execute       rtl_gen_preprocess one_stage33 
Execute       rtl_gen_preprocess one_stage34 
Execute       rtl_gen_preprocess Block_ap_fixed_base..1 
Execute       rtl_gen_preprocess cordic 
INFO-FLOW: Model list for RTL generation: Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ap_fixed_base_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_ap_fixed_base. -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ap_fixed_base_s'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 313.779 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_ap_fixed_base. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/Block_ap_fixed_base_s -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl Block_ap_fixed_base. -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/Block_ap_fixed_base_s 
Execute       gen_rtl Block_ap_fixed_base. -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/Block_ap_fixed_base_s 
Execute       syn_report -csynth -model Block_ap_fixed_base. -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/Block_ap_fixed_base_s_csynth.rpt 
Execute       syn_report -rtlxml -model Block_ap_fixed_base. -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/Block_ap_fixed_base_s_csynth.xml 
Execute       syn_report -verbosereport -model Block_ap_fixed_base. -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.verbose.rpt 
Execute       db_write -model Block_ap_fixed_base. -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.adb 
Execute       gen_tb_info Block_ap_fixed_base. -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage20 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage20'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.217 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage20 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage20 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage20 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage20 
Execute       gen_rtl one_stage20 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage20 
Execute       syn_report -csynth -model one_stage20 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage20_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage20 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage20_csynth.xml 
Execute       syn_report -verbosereport -model one_stage20 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.verbose.rpt 
Execute       db_write -model one_stage20 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.adb 
Execute       gen_tb_info one_stage20 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage21 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage21'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 314.975 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage21 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage21 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage21 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage21 
Execute       gen_rtl one_stage21 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage21 
Execute       syn_report -csynth -model one_stage21 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage21_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage21 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage21_csynth.xml 
Execute       syn_report -verbosereport -model one_stage21 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.verbose.rpt 
Execute       db_write -model one_stage21 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.adb 
Execute       gen_tb_info one_stage21 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage22 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage22'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 315.775 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage22 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage22 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage22 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage22 
Execute       gen_rtl one_stage22 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage22 
Execute       syn_report -csynth -model one_stage22 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage22_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage22 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage22_csynth.xml 
Execute       syn_report -verbosereport -model one_stage22 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.verbose.rpt 
Execute       db_write -model one_stage22 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.adb 
Execute       gen_tb_info one_stage22 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage23 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage23'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 316.561 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage23 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage23 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage23 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage23 
Execute       gen_rtl one_stage23 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage23 
Execute       syn_report -csynth -model one_stage23 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage23_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage23 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage23_csynth.xml 
Execute       syn_report -verbosereport -model one_stage23 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.verbose.rpt 
Execute       db_write -model one_stage23 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.adb 
Execute       gen_tb_info one_stage23 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage24 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage24'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 317.355 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage24 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage24 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage24 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage24 
Execute       gen_rtl one_stage24 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage24 
Execute       syn_report -csynth -model one_stage24 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage24_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage24 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage24_csynth.xml 
Execute       syn_report -verbosereport -model one_stage24 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.verbose.rpt 
Execute       db_write -model one_stage24 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.adb 
Execute       gen_tb_info one_stage24 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage25 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage25'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 318.156 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage25 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage25 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage25 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage25 
Execute       gen_rtl one_stage25 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage25 
Execute       syn_report -csynth -model one_stage25 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage25_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage25 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage25_csynth.xml 
Execute       syn_report -verbosereport -model one_stage25 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.verbose.rpt 
Execute       db_write -model one_stage25 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.adb 
Execute       gen_tb_info one_stage25 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage26 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage26'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 318.956 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage26 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage26 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage26 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage26 
Execute       gen_rtl one_stage26 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage26 
Execute       syn_report -csynth -model one_stage26 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage26_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage26 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage26_csynth.xml 
Execute       syn_report -verbosereport -model one_stage26 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.verbose.rpt 
Execute       db_write -model one_stage26 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.adb 
Execute       gen_tb_info one_stage26 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage27 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage27'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 319.736 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage27 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage27 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage27 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage27 
Execute       gen_rtl one_stage27 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage27 
Execute       syn_report -csynth -model one_stage27 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage27_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage27 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage27_csynth.xml 
Execute       syn_report -verbosereport -model one_stage27 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.verbose.rpt 
Execute       db_write -model one_stage27 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.adb 
Execute       gen_tb_info one_stage27 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage28 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage28'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 320.550 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage28 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage28 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage28 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage28 
Execute       gen_rtl one_stage28 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage28 
Execute       syn_report -csynth -model one_stage28 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage28_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage28 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage28_csynth.xml 
Execute       syn_report -verbosereport -model one_stage28 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.verbose.rpt 
Execute       db_write -model one_stage28 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.adb 
Execute       gen_tb_info one_stage28 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage29 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage29'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 321.297 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage29 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage29 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage29 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage29 
Execute       gen_rtl one_stage29 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage29 
Execute       syn_report -csynth -model one_stage29 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage29_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage29 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage29_csynth.xml 
Execute       syn_report -verbosereport -model one_stage29 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.verbose.rpt 
Execute       db_write -model one_stage29 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.adb 
Execute       gen_tb_info one_stage29 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage30 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage30'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 322.107 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage30 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage30 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage30 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage30 
Execute       gen_rtl one_stage30 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage30 
Execute       syn_report -csynth -model one_stage30 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage30_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage30 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage30_csynth.xml 
Execute       syn_report -verbosereport -model one_stage30 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.verbose.rpt 
Execute       db_write -model one_stage30 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.adb 
Execute       gen_tb_info one_stage30 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage31 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage31'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 322.836 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage31 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage31 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage31 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage31 
Execute       gen_rtl one_stage31 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage31 
Execute       syn_report -csynth -model one_stage31 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage31_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage31 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage31_csynth.xml 
Execute       syn_report -verbosereport -model one_stage31 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.verbose.rpt 
Execute       db_write -model one_stage31 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.adb 
Execute       gen_tb_info one_stage31 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage32 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage32'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 323.623 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage32 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage32 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage32 
Execute       gen_rtl one_stage32 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage32 
Execute       syn_report -csynth -model one_stage32 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage32_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage32 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage32_csynth.xml 
Execute       syn_report -verbosereport -model one_stage32 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.verbose.rpt 
Execute       db_write -model one_stage32 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.adb 
Execute       gen_tb_info one_stage32 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage33 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage33'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 324.388 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage33 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage33 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage33 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage33 
Execute       gen_rtl one_stage33 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage33 
Execute       syn_report -csynth -model one_stage33 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage33_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage33 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage33_csynth.xml 
Execute       syn_report -verbosereport -model one_stage33 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.verbose.rpt 
Execute       db_write -model one_stage33 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.adb 
Execute       gen_tb_info one_stage33 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'one_stage34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model one_stage34 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'one_stage34'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 325.117 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl one_stage34 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/one_stage34 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl one_stage34 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/one_stage34 
Execute       gen_rtl one_stage34 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/one_stage34 
Execute       syn_report -csynth -model one_stage34 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage34_csynth.rpt 
Execute       syn_report -rtlxml -model one_stage34 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/one_stage34_csynth.xml 
Execute       syn_report -verbosereport -model one_stage34 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.verbose.rpt 
Execute       db_write -model one_stage34 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.adb 
Execute       gen_tb_info one_stage34 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ap_fixed_base_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_ap_fixed_base..1 -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ap_fixed_base_1'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 325.718 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_ap_fixed_base..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/Block_ap_fixed_base_1 -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl Block_ap_fixed_base..1 -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/Block_ap_fixed_base_1 
Execute       gen_rtl Block_ap_fixed_base..1 -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/Block_ap_fixed_base_1 
Execute       syn_report -csynth -model Block_ap_fixed_base..1 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/Block_ap_fixed_base_1_csynth.rpt 
Execute       syn_report -rtlxml -model Block_ap_fixed_base..1 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/Block_ap_fixed_base_1_csynth.xml 
Execute       syn_report -verbosereport -model Block_ap_fixed_base..1 -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.verbose.rpt 
Execute       db_write -model Block_ap_fixed_base..1 -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.adb 
Execute       gen_tb_info Block_ap_fixed_base..1 -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordic -vendor xilinx -mg_file /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/in_theta_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/out_s_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/out_c_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage21_U0' to 'start_for_one_stabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage22_U0' to 'start_for_one_stacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage23_U0' to 'start_for_one_stadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage24_U0' to 'start_for_one_staeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage25_U0' to 'start_for_one_stafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage26_U0' to 'start_for_one_stag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage27_U0' to 'start_for_one_stahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage28_U0' to 'start_for_one_staibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage29_U0' to 'start_for_one_stajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage30_U0' to 'start_for_one_stakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage31_U0' to 'start_for_one_stalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage32_U0' to 'start_for_one_stamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage33_U0' to 'start_for_one_stancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_one_stage34_U0' to 'start_for_one_staocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_ap_fixed_base_1_U0' to 'start_for_Block_apcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 328.517 MB.
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordic -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/systemc/cordic -synmodules Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic 
Execute       gen_rtl cordic -istop -style xilinx -f -lang vhdl -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/vhdl/cordic 
Execute       gen_rtl cordic -istop -style xilinx -f -lang vlog -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/verilog/cordic 
Execute       syn_report -csynth -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/cordic_csynth.rpt 
Execute       syn_report -rtlxml -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/syn/report/cordic_csynth.xml 
Execute       syn_report -verbosereport -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model cordic -f -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.adb 
Execute       gen_tb_info cordic -p /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic 
Execute       export_constraint_db -f -tool general -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.constraint.tcl 
Execute       syn_report -designview -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.design.xml 
Command       syn_report done; 0.22 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cordic -o /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cordic 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cordic 
INFO-FLOW: Model list for RTL component generation: Block_ap_fixed_base. one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base..1 cordic
INFO-FLOW: Handling components in module [Block_ap_fixed_base_s] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage20] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage21] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage22] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage23] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage24] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage25] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage26] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage27] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage28] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage29] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage30] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage31] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage32] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage33] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
INFO-FLOW: Handling components in module [one_stage34] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
INFO-FLOW: Handling components in module [Block_ap_fixed_base_1] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
INFO-FLOW: Handling components in module [cordic] ... 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component start_for_one_stabkb.
INFO-FLOW: Append model start_for_one_stabkb
INFO-FLOW: Found component start_for_one_stacud.
INFO-FLOW: Append model start_for_one_stacud
INFO-FLOW: Found component start_for_one_stadEe.
INFO-FLOW: Append model start_for_one_stadEe
INFO-FLOW: Found component start_for_one_staeOg.
INFO-FLOW: Append model start_for_one_staeOg
INFO-FLOW: Found component start_for_one_stafYi.
INFO-FLOW: Append model start_for_one_stafYi
INFO-FLOW: Found component start_for_one_stag8j.
INFO-FLOW: Append model start_for_one_stag8j
INFO-FLOW: Found component start_for_one_stahbi.
INFO-FLOW: Append model start_for_one_stahbi
INFO-FLOW: Found component start_for_one_staibs.
INFO-FLOW: Append model start_for_one_staibs
INFO-FLOW: Found component start_for_one_stajbC.
INFO-FLOW: Append model start_for_one_stajbC
INFO-FLOW: Found component start_for_one_stakbM.
INFO-FLOW: Append model start_for_one_stakbM
INFO-FLOW: Found component start_for_one_stalbW.
INFO-FLOW: Append model start_for_one_stalbW
INFO-FLOW: Found component start_for_one_stamb6.
INFO-FLOW: Append model start_for_one_stamb6
INFO-FLOW: Found component start_for_one_stancg.
INFO-FLOW: Append model start_for_one_stancg
INFO-FLOW: Found component start_for_one_staocq.
INFO-FLOW: Append model start_for_one_staocq
INFO-FLOW: Found component start_for_Block_apcA.
INFO-FLOW: Append model start_for_Block_apcA
INFO-FLOW: Append model Block_ap_fixed_base_s
INFO-FLOW: Append model one_stage20
INFO-FLOW: Append model one_stage21
INFO-FLOW: Append model one_stage22
INFO-FLOW: Append model one_stage23
INFO-FLOW: Append model one_stage24
INFO-FLOW: Append model one_stage25
INFO-FLOW: Append model one_stage26
INFO-FLOW: Append model one_stage27
INFO-FLOW: Append model one_stage28
INFO-FLOW: Append model one_stage29
INFO-FLOW: Append model one_stage30
INFO-FLOW: Append model one_stage31
INFO-FLOW: Append model one_stage32
INFO-FLOW: Append model one_stage33
INFO-FLOW: Append model one_stage34
INFO-FLOW: Append model Block_ap_fixed_base_1
INFO-FLOW: Append model cordic
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A fifo_w10_d2_A start_for_one_stabkb start_for_one_stacud start_for_one_stadEe start_for_one_staeOg start_for_one_stafYi start_for_one_stag8j start_for_one_stahbi start_for_one_staibs start_for_one_stajbC start_for_one_stakbM start_for_one_stalbW start_for_one_stamb6 start_for_one_stancg start_for_one_staocq start_for_Block_apcA Block_ap_fixed_base_s one_stage20 one_stage21 one_stage22 one_stage23 one_stage24 one_stage25 one_stage26 one_stage27 one_stage28 one_stage29 one_stage30 one_stage31 one_stage32 one_stage33 one_stage34 Block_ap_fixed_base_1 cordic
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model start_for_one_stabkb
INFO-FLOW: To file: write model start_for_one_stacud
INFO-FLOW: To file: write model start_for_one_stadEe
INFO-FLOW: To file: write model start_for_one_staeOg
INFO-FLOW: To file: write model start_for_one_stafYi
INFO-FLOW: To file: write model start_for_one_stag8j
INFO-FLOW: To file: write model start_for_one_stahbi
INFO-FLOW: To file: write model start_for_one_staibs
INFO-FLOW: To file: write model start_for_one_stajbC
INFO-FLOW: To file: write model start_for_one_stakbM
INFO-FLOW: To file: write model start_for_one_stalbW
INFO-FLOW: To file: write model start_for_one_stamb6
INFO-FLOW: To file: write model start_for_one_stancg
INFO-FLOW: To file: write model start_for_one_staocq
INFO-FLOW: To file: write model start_for_Block_apcA
INFO-FLOW: To file: write model Block_ap_fixed_base_s
INFO-FLOW: To file: write model one_stage20
INFO-FLOW: To file: write model one_stage21
INFO-FLOW: To file: write model one_stage22
INFO-FLOW: To file: write model one_stage23
INFO-FLOW: To file: write model one_stage24
INFO-FLOW: To file: write model one_stage25
INFO-FLOW: To file: write model one_stage26
INFO-FLOW: To file: write model one_stage27
INFO-FLOW: To file: write model one_stage28
INFO-FLOW: To file: write model one_stage29
INFO-FLOW: To file: write model one_stage30
INFO-FLOW: To file: write model one_stage31
INFO-FLOW: To file: write model one_stage32
INFO-FLOW: To file: write model one_stage33
INFO-FLOW: To file: write model one_stage34
INFO-FLOW: To file: write model Block_ap_fixed_base_1
INFO-FLOW: To file: write model cordic
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model cordic -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 186.39 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage0_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage0_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage1_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage1_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta2_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage2_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage2_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta3_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage3_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage3_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta4_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage4_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage4_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta5_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage5_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage5_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta6_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage6_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage6_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta7_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage7_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage7_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta8_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage8_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage8_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta9_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage9_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage9_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta10_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage10_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage10_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta11_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage11_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage11_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta12_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage12_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage12_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta13_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage13_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage13_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta14_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage14_COS_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Stage14_Sin_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta15_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'Theta16_V_V_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stabkb_U(start_for_one_stabkb)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stacud_U(start_for_one_stacud)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stadEe_U(start_for_one_stadEe)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_staeOg_U(start_for_one_staeOg)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stafYi_U(start_for_one_stafYi)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stag8j_U(start_for_one_stag8j)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stahbi_U(start_for_one_stahbi)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_staibs_U(start_for_one_staibs)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stajbC_U(start_for_one_stajbC)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stakbM_U(start_for_one_stakbM)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stalbW_U(start_for_one_stalbW)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stamb6_U(start_for_one_stamb6)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_stancg_U(start_for_one_stancg)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_one_staocq_U(start_for_one_staocq)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_apcA_U(start_for_Block_apcA)' using Shift Registers.
Command       ap_source done; 1.06 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/jiaming/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cordic xml_exists=0
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.compgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.constraint.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=78 #gSsdmPorts=8
Execute       source /home/jiaming/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.rtl_wrap.cfg.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.compgen.dataonly.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.constraint.tcl 
Execute       sc_get_clocks cordic 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_s.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage20.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage21.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage22.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage23.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage24.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage25.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage26.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage27.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage28.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage29.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage30.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage31.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage32.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage33.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/one_stage34.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/Block_ap_fixed_base_1.tbgen.tcl 
Execute       source /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/cordic.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jiaming/workplace/Read_the_docs/project_files/project2/cordic/HLS/cordic_task_pipeline/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1676.250 ; gain = 1227.754 ; free physical = 4415 ; free virtual = 10384
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
Command     autosyn done; 6.56 sec.
Command   csynth_design done; 19.02 sec.
Command ap_source done; 20.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/AudiHsieh/Desktop/FPGA/cordic/lab_cordic/cordic_task_pipeline/solution1 opened at Sat May 07 14:29:12 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.92 sec.
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.159 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.199 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/AudiHsieh/Desktop/FPGA/cordic/lab_cordic/cordic_task_pipeline/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.012 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.765 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.786 seconds; current allocated memory: 127.152 MB.
Command ap_source done; 11.229 sec.
Execute cleanup_all 
