*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  2 64
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980421 heartbeat IPC: 3.35523 cumulative IPC: 3.35523 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362371 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 1 min 4 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126952 (Simulation time: 0 hr 1 min 23 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25798498 heartbeat IPC: 0.514506 cumulative IPC: 0.282941 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62068073 heartbeat IPC: 0.275713 cumulative IPC: 0.278081 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 97744036 heartbeat IPC: 0.280301 cumulative IPC: 0.278965 (Simulation time: 0 hr 3 min 23 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89617102 cumulative IPC: 0.278965 (Simulation time: 0 hr 3 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.278965 instructions: 25000000 cycles: 89617102
cpu0_DTLB TOTAL     ACCESS:    6313337  HIT:    5875756  MISS:     437581
cpu0_DTLB LOAD      ACCESS:    5888554  HIT:    5608404  MISS:     280150
cpu0_DTLB RFO       ACCESS:     424783  HIT:     267352  MISS:     157431
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.334 cycles
cpu0_ITLB TOTAL     ACCESS:    2383415  HIT:    2383415  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383415  HIT:    2383415  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437581  HIT:     432151  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280150  HIT:     275466  MISS:       4684
cpu0_STLB RFO       ACCESS:     157431  HIT:     156685  MISS:        746
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.947 cycles
cpu0_L1D TOTAL     ACCESS:    6194182  HIT:    4951993  MISS:    1242189
cpu0_L1D LOAD      ACCESS:    5558599  HIT:    4432800  MISS:    1125799
cpu0_L1D RFO       ACCESS:     630183  HIT:     515744  MISS:     114439
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5400  HIT:       3449  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 125.524 cycles
cpu0_L2C TOTAL     ACCESS:    2260407  HIT:    1166068  MISS:    1094339
cpu0_L2C LOAD      ACCESS:    1125793  HIT:     178104  MISS:     947689
cpu0_L2C RFO       ACCESS:     114432  HIT:      78155  MISS:      36277
cpu0_L2C PREFETCH  ACCESS:     670157  HIT:     561411  MISS:     108746
cpu0_L2C WRITEBACK ACCESS:     348074  HIT:     346923  MISS:       1151
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1475  MISS:        476
cpu0_L2C PREFETCH  REQUESTED:     880883  ISSUED:     686271  USEFUL:      74808  USELESS:      33787
cpu0_L2C AVERAGE MISS LATENCY: 137.036 cycles
LLC TOTAL     ACCESS:    1328560  HIT:     717170  MISS:     611390
LLC LOAD      ACCESS:     947689  HIT:     386562  MISS:     561127
LLC RFO       ACCESS:      36277  HIT:      10537  MISS:      25740
LLC PREFETCH  ACCESS:     108887  HIT:      86174  MISS:      22713
LLC WRITEBACK ACCESS:     235231  HIT:     233632  MISS:       1599
LLC TRANSLATION ACCESS:        476  HIT:        265  MISS:        211
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 207.933 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46911  ROW_BUFFER_MISS:     562598
 DBUS AVG_CONGESTED_CYCLE:    3.95281
 WQ ROW_BUFFER_HIT:      43321  ROW_BUFFER_MISS:     161164  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1987
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
