// stimulus for hbus_clock_gating
module hbus_clock_gating_stim;
  initial begin
    #10 force top.dut.qos_en = 1'b1;
    #100 release top.dut.qos_en;
  end
endmodule
