// Example 9a: Quad 2-to-1 mux using logic equations
// Copyright 2009, 2012 LBE Books, LLC
module mux24a(
input wire [7:0] a,
input wire [7:0] b,
input wire s,
output wire [7:0] y 
);
		
assign y = {8{~s}} & a | {8{s}} & b;   

endmodule
