// Seed: 1863371772
module module_0 ();
  wire id_1, id_2;
  bit id_3, id_4;
  task id_5(output [1 : -1] id_6);
    output id_7 = 1;
    input logic id_8;
    id_4 = 1'b0;
  endtask
  assign id_4 = id_4;
  assign id_3 = id_4;
  parameter id_9 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    output uwire id_9,
    output wor id_10,
    output uwire id_11,
    output supply0 id_12
);
  wire id_14;
  module_0 modCall_1 ();
  parameter id_15 = -1;
  wire id_16;
  if (id_15) id_17(-1'h0);
  else assign id_8 = 1;
endmodule
