<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_8_5_3_0_4u_config4_s'" level="0">
<item name = "Date">Fri Nov  3 18:50:18 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.809 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">629, 629, 6.290 us, 6.290 us, 629, 629, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">627, 627, 4, 1, 1, 625, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 687, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 260, -</column>
<column name="Memory">0, -, 256, 128, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">0, -, 630, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_mux_42_16_1_1_U16">myproject_mux_42_16_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_mux_42_16_1_1_U17">myproject_mux_42_16_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_mux_42_16_1_1_U18">myproject_mux_42_16_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_mux_42_16_1_1_U19">myproject_mux_42_16_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_V_1_0_0_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_8_5_3_0_4u_config4_s_line_bueOg, 0, 64, 32, 0, 25, 16, 1, 400</column>
<column name="line_buffer_Array_V_1_0_1_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_8_5_3_0_4u_config4_s_line_bueOg, 0, 64, 32, 0, 25, 16, 1, 400</column>
<column name="line_buffer_Array_V_1_0_2_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_8_5_3_0_4u_config4_s_line_bueOg, 0, 64, 32, 0, 25, 16, 1, 400</column>
<column name="line_buffer_Array_V_1_0_3_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_8_5_3_0_4u_config4_s_line_bueOg, 0, 64, 32, 0, 25, 16, 1, 400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln220_fu_758_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln222_fu_770_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln225_fu_708_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln227_fu_720_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln241_fu_262_p2">+, 0, 0, 14, 10, 1</column>
<column name="and_ln191_1_fu_442_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_2_fu_448_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_fu_436_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_222">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_255">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_613">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op117">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op20">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1496_10_fu_652_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_11_fu_672_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_1_fu_466_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_2_fu_486_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_3_fu_640_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_4_fu_516_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_5_fu_528_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_6_fu_548_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_7_fu_578_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_8_fu_590_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_9_fu_610_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_fu_454_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln191_1_fu_410_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_2_fu_420_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_3_fu_430_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_fu_400_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln212_fu_702_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln216_fu_752_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln241_fu_256_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln222_fu_776_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln227_fu_726_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln65_10_fu_583_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_11_fu_471_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_12_fu_603_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_13_fu_645_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_15_fu_665_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_16_fu_533_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_18_fu_595_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_20_fu_657_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_5_fu_479_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_7_fu_521_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_9_fu_541_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_fu_459_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_data_0_V_fu_504_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_data_1_V_fu_566_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_data_2_V_fu_628_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_data_3_V_fu_690_p5">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_storemerge_i_i_reg_245">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_load">9, 2, 32, 64</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_234">9, 2, 10, 20</column>
<column name="pX">9, 2, 32, 64</column>
<column name="pY">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln191_2_reg_869">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_i_i_reg_245">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_i_i_reg_245">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter3_storemerge_i_i_reg_245">32, 0, 32, 0</column>
<column name="icmp_ln212_reg_893">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_796">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_234">10, 0, 10, 0</column>
<column name="kernel_data_V_1_12">16, 0, 16, 0</column>
<column name="kernel_data_V_1_13">16, 0, 16, 0</column>
<column name="kernel_data_V_1_14">16, 0, 16, 0</column>
<column name="kernel_data_V_1_15">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5">16, 0, 16, 0</column>
<column name="kernel_data_V_1_6">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7">16, 0, 16, 0</column>
<column name="pX">32, 0, 32, 0</column>
<column name="pY">32, 0, 32, 0</column>
<column name="pool_window_1_V_1_reg_845">16, 0, 16, 0</column>
<column name="pool_window_1_V_2_reg_853">16, 0, 16, 0</column>
<column name="pool_window_1_V_3_reg_861">16, 0, 16, 0</column>
<column name="pool_window_1_V_reg_837">16, 0, 16, 0</column>
<column name="pool_window_3_V_1_reg_813">16, 0, 16, 0</column>
<column name="pool_window_3_V_2_reg_821">16, 0, 16, 0</column>
<column name="pool_window_3_V_3_reg_829">16, 0, 16, 0</column>
<column name="pool_window_3_V_reg_805">16, 0, 16, 0</column>
<column name="sX">32, 0, 32, 0</column>
<column name="sY">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_873">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_878">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_883">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_888">16, 0, 16, 0</column>
<column name="icmp_ln241_reg_796">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;16,8,5,3,0&gt;,4u&gt;,config4&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
