Classic Timing Analyzer report for Multi
Tue Apr 10 13:13:23 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.137 ns    ; S1   ; Y  ; --         ; STRB     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.274 ns    ; Y    ; C  ; STRB       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.697 ns   ; I7   ; Z  ; --         ; STRB     ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; STRB            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------+
; tsu                                                      ;
+-------+--------------+------------+------+----+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ;
+-------+--------------+------------+------+----+----------+
; N/A   ; None         ; 5.137 ns   ; S1   ; Y  ; STRB     ;
; N/A   ; None         ; 5.126 ns   ; S0   ; Y  ; STRB     ;
; N/A   ; None         ; 5.051 ns   ; S1   ; Z  ; STRB     ;
; N/A   ; None         ; 5.040 ns   ; S0   ; Z  ; STRB     ;
; N/A   ; None         ; 4.844 ns   ; I6   ; Y  ; STRB     ;
; N/A   ; None         ; 4.834 ns   ; I1   ; Y  ; STRB     ;
; N/A   ; None         ; 4.809 ns   ; I4   ; Y  ; STRB     ;
; N/A   ; None         ; 4.777 ns   ; I0   ; Y  ; STRB     ;
; N/A   ; None         ; 4.762 ns   ; I2   ; Y  ; STRB     ;
; N/A   ; None         ; 4.758 ns   ; I6   ; Z  ; STRB     ;
; N/A   ; None         ; 4.748 ns   ; I1   ; Z  ; STRB     ;
; N/A   ; None         ; 4.723 ns   ; I4   ; Z  ; STRB     ;
; N/A   ; None         ; 4.691 ns   ; I0   ; Z  ; STRB     ;
; N/A   ; None         ; 4.676 ns   ; I2   ; Z  ; STRB     ;
; N/A   ; None         ; 4.569 ns   ; I5   ; Y  ; STRB     ;
; N/A   ; None         ; 4.488 ns   ; I3   ; Y  ; STRB     ;
; N/A   ; None         ; 4.483 ns   ; I5   ; Z  ; STRB     ;
; N/A   ; None         ; 4.465 ns   ; S2   ; Y  ; STRB     ;
; N/A   ; None         ; 4.402 ns   ; I3   ; Z  ; STRB     ;
; N/A   ; None         ; 4.379 ns   ; S2   ; Z  ; STRB     ;
; N/A   ; None         ; 4.268 ns   ; I7   ; Y  ; STRB     ;
; N/A   ; None         ; 4.182 ns   ; I7   ; Z  ; STRB     ;
+-------+--------------+------------+------+----+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 6.274 ns   ; Y    ; C  ; STRB       ;
; N/A   ; None         ; 6.110 ns   ; Z    ; C  ; STRB       ;
+-------+--------------+------------+------+----+------------+


+----------------------------------------------------------------+
; th                                                             ;
+---------------+-------------+-----------+------+----+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ;
+---------------+-------------+-----------+------+----+----------+
; N/A           ; None        ; -3.697 ns ; I7   ; Z  ; STRB     ;
; N/A           ; None        ; -3.747 ns ; I7   ; Y  ; STRB     ;
; N/A           ; None        ; -3.894 ns ; S2   ; Z  ; STRB     ;
; N/A           ; None        ; -3.917 ns ; I3   ; Z  ; STRB     ;
; N/A           ; None        ; -3.944 ns ; S2   ; Y  ; STRB     ;
; N/A           ; None        ; -3.967 ns ; I3   ; Y  ; STRB     ;
; N/A           ; None        ; -3.998 ns ; I5   ; Z  ; STRB     ;
; N/A           ; None        ; -4.048 ns ; I5   ; Y  ; STRB     ;
; N/A           ; None        ; -4.183 ns ; S0   ; Z  ; STRB     ;
; N/A           ; None        ; -4.191 ns ; I2   ; Z  ; STRB     ;
; N/A           ; None        ; -4.193 ns ; S1   ; Z  ; STRB     ;
; N/A           ; None        ; -4.206 ns ; I0   ; Z  ; STRB     ;
; N/A           ; None        ; -4.233 ns ; S0   ; Y  ; STRB     ;
; N/A           ; None        ; -4.238 ns ; I4   ; Z  ; STRB     ;
; N/A           ; None        ; -4.241 ns ; I2   ; Y  ; STRB     ;
; N/A           ; None        ; -4.243 ns ; S1   ; Y  ; STRB     ;
; N/A           ; None        ; -4.256 ns ; I0   ; Y  ; STRB     ;
; N/A           ; None        ; -4.263 ns ; I1   ; Z  ; STRB     ;
; N/A           ; None        ; -4.273 ns ; I6   ; Z  ; STRB     ;
; N/A           ; None        ; -4.288 ns ; I4   ; Y  ; STRB     ;
; N/A           ; None        ; -4.313 ns ; I1   ; Y  ; STRB     ;
; N/A           ; None        ; -4.323 ns ; I6   ; Y  ; STRB     ;
+---------------+-------------+-----------+------+----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 10 13:13:22 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multi -c Multi --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Y" is a latch
    Warning: Node "Z" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "STRB" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "Y" (data pin = "S1", clock pin = "STRB") is 5.137 ns
    Info: + Longest pin to register delay is 6.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'S1'
        Info: 2: + IC(4.503 ns) + CELL(0.272 ns) = 5.612 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'Z~16'
        Info: 3: + IC(0.265 ns) + CELL(0.366 ns) = 6.243 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 2; COMB Node = 'Z~17'
        Info: 4: + IC(0.307 ns) + CELL(0.225 ns) = 6.775 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 1.700 ns ( 25.09 % )
        Info: Total interconnect delay = 5.075 ns ( 74.91 % )
    Info: + Micro setup delay of destination is 0.521 ns
    Info: - Shortest clock path from clock "STRB" to destination register is 2.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'
        Info: 3: + IC(0.909 ns) + CELL(0.053 ns) = 2.159 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 0.907 ns ( 42.01 % )
        Info: Total interconnect delay = 1.252 ns ( 57.99 % )
Info: tco from clock "STRB" to destination pin "C" through register "Y" is 6.274 ns
    Info: + Longest clock path from clock "STRB" to source register is 2.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'
        Info: 3: + IC(0.909 ns) + CELL(0.053 ns) = 2.159 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'
        Info: Total cell delay = 0.907 ns ( 42.01 % )
        Info: Total interconnect delay = 1.252 ns ( 57.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'
        Info: 2: + IC(0.264 ns) + CELL(0.366 ns) = 0.630 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'C~0'
        Info: 3: + IC(1.513 ns) + CELL(1.972 ns) = 4.115 ns; Loc. = PIN_Y7; Fanout = 0; PIN Node = 'C'
        Info: Total cell delay = 2.338 ns ( 56.82 % )
        Info: Total interconnect delay = 1.777 ns ( 43.18 % )
Info: th for register "Z" (data pin = "I7", clock pin = "STRB") is -3.697 ns
    Info: + Longest clock path from clock "STRB" to destination register is 2.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'
        Info: 3: + IC(0.907 ns) + CELL(0.053 ns) = 2.157 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; REG Node = 'Z'
        Info: Total cell delay = 0.907 ns ( 42.05 % )
        Info: Total interconnect delay = 1.250 ns ( 57.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'I7'
        Info: 2: + IC(4.045 ns) + CELL(0.272 ns) = 5.116 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'Z~15'
        Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 5.374 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 2; COMB Node = 'Z~17'
        Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 5.854 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; REG Node = 'Z'
        Info: Total cell delay = 1.352 ns ( 23.10 % )
        Info: Total interconnect delay = 4.502 ns ( 76.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Tue Apr 10 13:13:23 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


