Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 18 17:12:07 2024
| Host         : LAPTOP-CHI77AAF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-6   Critical Warning  No common primary clock between related clocks        1           
TIMING-7   Critical Warning  No common node between related clocks                 1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 128         
TIMING-18  Warning           Missing input or output delay                         44          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.788    -1401.942                    156                 2637        0.025        0.000                      0                 2609        1.845        0.000                       0                  1379  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
rx_clk                           {0.000 2.000}        4.000           250.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                              -11.788    -1374.781                    128                  271        0.194        0.000                      0                  243        3.500        0.000                       0                   231  
clk_fpga_0                            10.681        0.000                      0                 2366        0.025        0.000                      0                 2366        9.020        0.000                       0                  1140  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk           -11.728    -1397.794                    156                  156        0.202        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          128  Failing Endpoints,  Worst Slack      -11.788ns,  Total Violation    -1374.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.788ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.763ns  (logic 12.643ns (63.972%)  route 7.120ns (36.028%))
  Logic Levels:           40  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.252 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.252    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.586 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.586    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_6
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    12.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/low_pass_0/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -24.586    
  -------------------------------------------------------------------
                         slack                                -11.788    

Slack (VIOLATED) :        -11.767ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.742ns  (logic 12.622ns (63.933%)  route 7.120ns (36.067%))
  Logic Levels:           40  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.252 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.252    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.565 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    24.565    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_4
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    12.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[63]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/low_pass_0/inst/V_out_a_reg[63]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -24.565    
  -------------------------------------------------------------------
                         slack                                -11.767    

Slack (VIOLATED) :        -11.693ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.668ns  (logic 12.548ns (63.798%)  route 7.120ns (36.202%))
  Logic Levels:           40  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.252 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.252    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.491 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.491    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_5
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    12.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[62]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/low_pass_0/inst/V_out_a_reg[62]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -24.491    
  -------------------------------------------------------------------
                         slack                                -11.693    

Slack (VIOLATED) :        -11.677ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.652ns  (logic 12.532ns (63.768%)  route 7.120ns (36.232%))
  Logic Levels:           40  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.252 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.252    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.475 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    24.475    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_7
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    12.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[60]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/low_pass_0/inst/V_out_a_reg[60]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -24.475    
  -------------------------------------------------------------------
                         slack                                -11.677    

Slack (VIOLATED) :        -11.675ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.649ns  (logic 12.529ns (63.763%)  route 7.120ns (36.237%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.472 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.472    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_6
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.494    12.406    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[57]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/low_pass_0/inst/V_out_a_reg[57]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -24.472    
  -------------------------------------------------------------------
                         slack                                -11.675    

Slack (VIOLATED) :        -11.654ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.628ns  (logic 12.508ns (63.724%)  route 7.120ns (36.276%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.451 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    24.451    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_4
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.494    12.406    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[59]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/low_pass_0/inst/V_out_a_reg[59]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                -11.654    

Slack (VIOLATED) :        -11.580ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.554ns  (logic 12.434ns (63.587%)  route 7.120ns (36.413%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.377 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.377    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_5
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.494    12.406    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[58]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/low_pass_0/inst/V_out_a_reg[58]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -24.377    
  -------------------------------------------------------------------
                         slack                                -11.580    

Slack (VIOLATED) :        -11.566ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.600ns  (logic 12.474ns (63.643%)  route 7.126ns (36.357%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.672     4.833    system_i/low_pass_0/inst/clk
    SLICE_X34Y9          FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518     5.351 f  system_i/low_pass_0/inst/V_out_b_reg[0]/Q
                         net (fo=4, routed)           0.436     5.788    system_i/low_pass_0/inst/V_out_b_reg__0[0]
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124     5.912 r  system_i/low_pass_0/inst/V_out_b3_carry_i_1/O
                         net (fo=1, routed)           0.331     6.243    system_i/low_pass_0/inst/p_0_in[0]
    SLICE_X35Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.823 r  system_i/low_pass_0/inst/V_out_b3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.823    system_i/low_pass_0/inst/V_out_b3_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  system_i/low_pass_0/inst/V_out_b3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.937    system_i/low_pass_0/inst/V_out_b3_carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  system_i/low_pass_0/inst/V_out_b3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.051    system_i/low_pass_0/inst/V_out_b3_carry__1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  system_i/low_pass_0/inst/V_out_b3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.165    system_i/low_pass_0/inst/V_out_b3_carry__2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  system_i/low_pass_0/inst/V_out_b3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.279    system_i/low_pass_0/inst/V_out_b3_carry__3_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  system_i/low_pass_0/inst/V_out_b3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.393    system_i/low_pass_0/inst/V_out_b3_carry__4_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  system_i/low_pass_0/inst/V_out_b3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.507    system_i/low_pass_0/inst/V_out_b3_carry__5_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  system_i/low_pass_0/inst/V_out_b3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.621    system_i/low_pass_0/inst/V_out_b3_carry__6_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  system_i/low_pass_0/inst/V_out_b3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.735    system_i/low_pass_0/inst/V_out_b3_carry__7_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  system_i/low_pass_0/inst/V_out_b3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.849    system_i/low_pass_0/inst/V_out_b3_carry__8_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  system_i/low_pass_0/inst/V_out_b3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.963    system_i/low_pass_0/inst/V_out_b3_carry__9_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.276 r  system_i/low_pass_0/inst/V_out_b3_carry__10/O[3]
                         net (fo=1, routed)           0.815     9.090    system_i/low_pass_0/inst/V_out_b3[48]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218    13.308 r  system_i/low_pass_0/inst/V_out_b2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.310    system_i/low_pass_0/inst/V_out_b2_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.828 r  system_i/low_pass_0/inst/V_out_b2__0/P[6]
                         net (fo=1, routed)           0.802    15.630    system_i/low_pass_0/inst/V_out_b2__0_n_99
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.754 r  system_i/low_pass_0/inst/V_out_b2_carry__5_i_4/O
                         net (fo=1, routed)           0.000    15.754    system_i/low_pass_0/inst/V_out_b2_carry__5_i_4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.286 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.286    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.525 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    17.433    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    17.735 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    18.691    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.815 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    19.965    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    20.089 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    21.815    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    21.939 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    21.939    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.472 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.472    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.589 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.589    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.706 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.706    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.823 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.823    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.940 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.940    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.057 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.057    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.174 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.291 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.291    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.408 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.408    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.525 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.525    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.642 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.642    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.759 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.759    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.876 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.876    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.993 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.993    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.110 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.110    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.433 r  system_i/low_pass_0/inst/V_out_b_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.433    system_i/low_pass_0/inst/V_out_b_reg[63]_i_1_n_6
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.483    12.395    system_i/low_pass_0/inst/clk
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/C
                         clock pessimism              0.398    12.793    
                         clock uncertainty           -0.035    12.758    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.109    12.867    system_i/low_pass_0/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -24.433    
  -------------------------------------------------------------------
                         slack                                -11.566    

Slack (VIOLATED) :        -11.564ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 12.418ns (63.557%)  route 7.120ns (36.443%))
  Logic Levels:           39  (CARRY4=31 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.138    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.361 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[0]
                         net (fo=1, routed)           0.000    24.361    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_7
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.494    12.406    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[56]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/low_pass_0/inst/V_out_a_reg[56]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -24.361    
  -------------------------------------------------------------------
                         slack                                -11.564    

Slack (VIOLATED) :        -11.562ns  (required time - arrival time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 12.415ns (63.551%)  route 7.120ns (36.449%))
  Logic Levels:           38  (CARRY4=30 DSP48E1=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.661     4.822    system_i/low_pass_0/inst/clk
    SLICE_X33Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.456     5.278 f  system_i/low_pass_0/inst/V_out_a_reg[0]/Q
                         net (fo=4, routed)           0.326     5.604    system_i/low_pass_0/inst/V_out_a_reg__0[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.728 r  system_i/low_pass_0/inst/V_out_a3_carry_i_1/O
                         net (fo=1, routed)           0.330     6.058    system_i/low_pass_0/inst/V_out_a3_carry_i_1_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.653 r  system_i/low_pass_0/inst/V_out_a3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.653    system_i/low_pass_0/inst/V_out_a3_carry_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.770 r  system_i/low_pass_0/inst/V_out_a3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    system_i/low_pass_0/inst/V_out_a3_carry__0_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  system_i/low_pass_0/inst/V_out_a3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.887    system_i/low_pass_0/inst/V_out_a3_carry__1_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  system_i/low_pass_0/inst/V_out_a3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.004    system_i/low_pass_0/inst/V_out_a3_carry__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  system_i/low_pass_0/inst/V_out_a3_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.130    system_i/low_pass_0/inst/V_out_a3_carry__3_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  system_i/low_pass_0/inst/V_out_a3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.247    system_i/low_pass_0/inst/V_out_a3_carry__4_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  system_i/low_pass_0/inst/V_out_a3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.364    system_i/low_pass_0/inst/V_out_a3_carry__5_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  system_i/low_pass_0/inst/V_out_a3_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.481    system_i/low_pass_0/inst/V_out_a3_carry__6_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.598 r  system_i/low_pass_0/inst/V_out_a3_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.598    system_i/low_pass_0/inst/V_out_a3_carry__7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.715 r  system_i/low_pass_0/inst/V_out_a3_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.715    system_i/low_pass_0/inst/V_out_a3_carry__8_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.832 r  system_i/low_pass_0/inst/V_out_a3_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.832    system_i/low_pass_0/inst/V_out_a3_carry__9_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.949 r  system_i/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.949    system_i/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.168 r  system_i/low_pass_0/inst/V_out_a3_carry__11/O[0]
                         net (fo=1, routed)           0.905     9.073    system_i/low_pass_0/inst/V_out_a3[49]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.207    13.280 r  system_i/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.282    system_i/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.800 r  system_i/low_pass_0/inst/V_out_a2__0/P[3]
                         net (fo=1, routed)           1.015    15.815    system_i/low_pass_0/inst/V_out_a2__0_n_102
    SLICE_X30Y26         LUT2 (Prop_lut2_I1_O)        0.124    15.939 r  system_i/low_pass_0/inst/V_out_a2_carry__4_i_3/O
                         net (fo=1, routed)           0.000    15.939    system_i/low_pass_0/inst/V_out_a2_carry__4_i_3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.472 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.472    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.589 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.589    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.912 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    17.470    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    17.776 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    19.018    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.142 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    20.310    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.434 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    21.991    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.115 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    22.115    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.647 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.647    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.761    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.875 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.875    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.989 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.989    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.103 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.112    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.226 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.226    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.340 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.340    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.454 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.454    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.568 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.568    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.682 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.682    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.796 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.796    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.910 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.910    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.024 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.024    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.358 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.358    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_6
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.493    12.405    system_i/low_pass_0/inst/clk
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[53]/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.062    12.796    system_i/low_pass_0/inst/V_out_a_reg[53]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -24.358    
  -------------------------------------------------------------------
                         slack                                -11.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_i/Selector_2_0/inst/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.534%)  route 0.404ns (68.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.586     1.641    system_i/Selector_2_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  system_i/Selector_2_0/inst/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.782 f  system_i/Selector_2_0/inst/out_reg[12]/Q
                         net (fo=1, routed)           0.404     2.186    system_i/axis_red_pitaya_dac_0/inst/s_axis_tdata[12]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.231 r  system_i/axis_red_pitaya_dac_0/inst/int_dat_a_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.231    system_i/axis_red_pitaya_dac_0/inst/p_1_out[12]
    SLICE_X42Y51         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.861     2.007    system_i/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y51         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     2.037    system_i/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.435%)  route 0.067ns (18.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.556     1.611    system_i/low_pass_0/inst/clk
    SLICE_X34Y18         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/low_pass_0/inst/V_out_b_reg[36]/Q
                         net (fo=3, routed)           0.067     1.842    system_i/low_pass_0/inst/V_out_b_reg[36]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.971 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_6
    SLICE_X34Y18         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.823     1.969    system_i/low_pass_0/inst/clk
    SLICE_X34Y18         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[37]/C
                         clock pessimism             -0.358     1.611    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.134     1.745    system_i/low_pass_0/inst/V_out_b_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.559     1.614    system_i/low_pass_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  system_i/low_pass_0/inst/V_out_b_reg[26]/Q
                         net (fo=3, routed)           0.067     1.845    system_i/low_pass_0/inst/V_out_b_reg[26]
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.974 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.974    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_4
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.826     1.972    system_i/low_pass_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[27]/C
                         clock pessimism             -0.358     1.614    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     1.748    system_i/low_pass_0/inst/V_out_b_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.156%)  route 0.068ns (18.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.560     1.615    system_i/low_pass_0/inst/clk
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  system_i/low_pass_0/inst/V_out_b_reg[12]/Q
                         net (fo=3, routed)           0.068     1.847    system_i/low_pass_0/inst/V_out_b_reg[12]
    SLICE_X34Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.976 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_6
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.828     1.974    system_i/low_pass_0/inst/clk
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[13]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     1.749    system_i/low_pass_0/inst/V_out_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.561     1.616    system_i/low_pass_0/inst/clk
    SLICE_X34Y10         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/low_pass_0/inst/V_out_b_reg[4]/Q
                         net (fo=3, routed)           0.068     1.848    system_i/low_pass_0/inst/V_out_b_reg[4]
    SLICE_X34Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.977 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.977    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_6
    SLICE_X34Y10         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.830     1.976    system_i/low_pass_0/inst/clk
    SLICE_X34Y10         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[5]/C
                         clock pessimism             -0.360     1.616    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.134     1.750    system_i/low_pass_0/inst/V_out_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.559     1.614    system_i/low_pass_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  system_i/low_pass_0/inst/V_out_b_reg[24]/Q
                         net (fo=3, routed)           0.068     1.846    system_i/low_pass_0/inst/V_out_b_reg[24]
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.975 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_6
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.826     1.972    system_i/low_pass_0/inst/clk
    SLICE_X34Y15         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[25]/C
                         clock pessimism             -0.358     1.614    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     1.748    system_i/low_pass_0/inst/V_out_b_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.555     1.610    system_i/low_pass_0/inst/clk
    SLICE_X34Y19         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.774 r  system_i/low_pass_0/inst/V_out_b_reg[40]/Q
                         net (fo=3, routed)           0.068     1.842    system_i/low_pass_0/inst/V_out_b_reg[40]
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.971 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_6
    SLICE_X34Y19         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.822     1.968    system_i/low_pass_0/inst/clk
    SLICE_X34Y19         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[41]/C
                         clock pessimism             -0.358     1.610    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.134     1.744    system_i/low_pass_0/inst/V_out_b_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_b_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.554     1.609    system_i/low_pass_0/inst/clk
    SLICE_X34Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  system_i/low_pass_0/inst/V_out_b_reg[44]/Q
                         net (fo=3, routed)           0.068     1.841    system_i/low_pass_0/inst/V_out_b_reg[44]
    SLICE_X34Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.970 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.970    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_6
    SLICE_X34Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.821     1.967    system_i/low_pass_0/inst/clk
    SLICE_X34Y20         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[45]/C
                         clock pessimism             -0.358     1.609    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.134     1.743    system_i/low_pass_0/inst/V_out_b_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.553     1.608    system_i/low_pass_0/inst/clk
    SLICE_X33Y21         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/low_pass_0/inst/V_out_a_reg[4]/Q
                         net (fo=3, routed)           0.068     1.817    system_i/low_pass_0/inst/V_out_a_reg[4]
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.941 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_6
    SLICE_X33Y21         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.819     1.965    system_i/low_pass_0/inst/clk
    SLICE_X33Y21         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[5]/C
                         clock pessimism             -0.357     1.608    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.105     1.713    system_i/low_pass_0/inst/V_out_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/low_pass_0/inst/V_out_a_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.554     1.609    system_i/low_pass_0/inst/clk
    SLICE_X33Y29         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/low_pass_0/inst/V_out_a_reg[36]/Q
                         net (fo=3, routed)           0.068     1.818    system_i/low_pass_0/inst/V_out_a_reg[36]
    SLICE_X33Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.942 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_6
    SLICE_X33Y29         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.820     1.966    system_i/low_pass_0/inst/clk
    SLICE_X33Y29         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[37]/C
                         clock pessimism             -0.357     1.609    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.105     1.714    system_i/low_pass_0/inst/V_out_a_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46   system_i/Selector_2_0/inst/S_valid_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46   system_i/Selector_2_0/inst/S_valid_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y31   system_i/Selector_2_0/inst/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y31   system_i/Selector_2_0/inst/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35   system_i/Selector_2_0/inst/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35   system_i/Selector_2_0/inst/out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46   system_i/Selector_2_0/inst/S_valid_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46   system_i/Selector_2_0/inst/S_valid_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y31   system_i/Selector_2_0/inst/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y31   system_i/Selector_2_0/inst/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y33   system_i/Selector_2_0/inst/out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35   system_i/Selector_2_0/inst/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y35   system_i/Selector_2_0/inst/out_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 2.558ns (28.216%)  route 6.508ns (71.784%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.496 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.275    11.771    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.331    12.102 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    12.102    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.423ns (28.160%)  route 6.181ns (71.840%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.361 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.948    11.309    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.331    11.640 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.640    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.256ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.442ns (28.760%)  route 6.049ns (71.240%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.384 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.816    11.200    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.327    11.527 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    11.527    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                 11.256    

Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 2.350ns (27.977%)  route 6.050ns (72.023%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.287 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.817    11.104    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.332    11.436 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    11.436    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 2.512ns (30.186%)  route 5.810ns (69.814%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.475 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577    11.052    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.306    11.358 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    11.358    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.031    22.739    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.409ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 2.416ns (29.126%)  route 5.879ns (70.874%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.382 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.646    11.028    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.303    11.331 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    11.331    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.032    22.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -11.331    
  -------------------------------------------------------------------
                         slack                                 11.409    

Slack (MET) :             11.414ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 2.355ns (28.260%)  route 5.978ns (71.740%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.783     9.099    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.425 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     9.425    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.065 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.970    11.035    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.334    11.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    11.369    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                 11.414    

Slack (MET) :             11.589ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 2.300ns (28.346%)  route 5.814ns (71.654%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.270 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.581    10.851    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.299    11.150 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.150    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.031    22.739    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 11.589    

Slack (MET) :             11.622ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 2.434ns (30.129%)  route 5.645ns (69.871%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          2.008     9.324    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.650 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     9.650    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.048 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.401 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.412    10.813    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.302    11.115 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    11.115    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)        0.029    22.737    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 11.622    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 2.136ns (27.006%)  route 5.773ns (72.994%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.728     3.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.478     3.514 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.756     5.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.301     5.571 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.481     6.051    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.175 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.989     7.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.152     7.316 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.746     9.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.326     9.387 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.387    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.811 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.803    10.614    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.331    10.945 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.945    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.550    22.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.267    23.010    
                         clock uncertainty           -0.302    22.708    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.075    22.783    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.783    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 11.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.219     1.282    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.325 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.246ns (59.277%)  route 0.169ns (40.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.169     1.240    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.098     1.338 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.338    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.852     1.222    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     1.284    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.232ns (53.801%)  route 0.199ns (46.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.199     1.250    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.104     1.354 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.354    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.113     1.160    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X12Y40         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y40         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.513%)  route 0.253ns (57.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.253     1.316    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[20]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[20]
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.056     1.099    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X12Y36         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.829     1.199    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y36         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.283     0.916    
    SLICE_X12Y36         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.033    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.038%)  route 0.267ns (58.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.897    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.267     1.305    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.350 r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.350    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.826     1.196    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X24Y38         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.120     1.282    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.134     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.636%)  route 0.290ns (69.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.290     1.342    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X4Y49          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.958%)  route 0.246ns (54.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.246     1.332    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X1Y48          LUT4 (Prop_lut4_I3_O)        0.045     1.377 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.377    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X1Y48          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.852     1.222    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y33   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y32   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y32   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y32   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y33   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y33   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y33   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y32   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y32   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y36   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          156  Failing Endpoints,  Worst Slack      -11.728ns,  Total Violation    -1397.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.728ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.956ns  (logic 10.572ns (62.350%)  route 6.384ns (37.650%))
  Logic Levels:           30  (CARRY4=24 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 28.395 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.608 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.608    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.931 r  system_i/low_pass_0/inst/V_out_b_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.931    system_i/low_pass_0/inst/V_out_b_reg[63]_i_1_n_6
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.483    28.395    system_i/low_pass_0/inst/clk
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[61]/C
                         clock pessimism              0.000    28.395    
                         clock uncertainty           -0.302    28.093    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.109    28.202    system_i/low_pass_0/inst/V_out_b_reg[61]
  -------------------------------------------------------------------
                         required time                         28.202    
                         arrival time                         -39.931    
  -------------------------------------------------------------------
                         slack                                -11.728    

Slack (VIOLATED) :        -11.720ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.948ns  (logic 10.564ns (62.333%)  route 6.384ns (37.667%))
  Logic Levels:           30  (CARRY4=24 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 28.395 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.608 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.608    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.923 r  system_i/low_pass_0/inst/V_out_b_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.923    system_i/low_pass_0/inst/V_out_b_reg[63]_i_1_n_4
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.483    28.395    system_i/low_pass_0/inst/clk
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[63]/C
                         clock pessimism              0.000    28.395    
                         clock uncertainty           -0.302    28.093    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.109    28.202    system_i/low_pass_0/inst/V_out_b_reg[63]
  -------------------------------------------------------------------
                         required time                         28.202    
                         arrival time                         -39.923    
  -------------------------------------------------------------------
                         slack                                -11.720    

Slack (VIOLATED) :        -11.711ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.910ns  (logic 10.647ns (62.964%)  route 6.263ns (37.036%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 28.407 - 24.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 22.969 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.661    22.969    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    23.425 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.632    24.057    system_i/low_pass_0/inst/inverse_RC_a[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    27.908 r  system_i/low_pass_0/inst/V_out_a2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.910    system_i/low_pass_0/inst/V_out_a2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    29.428 r  system_i/low_pass_0/inst/V_out_a2__2/P[17]
                         net (fo=2, routed)           1.086    30.514    system_i/low_pass_0/inst/V_out_a2__2_n_88
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.638 r  system_i/low_pass_0/inst/V_out_a2_carry_i_3/O
                         net (fo=1, routed)           0.000    30.638    system_i/low_pass_0/inst/V_out_a2_carry_i_3_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.171 r  system_i/low_pass_0/inst/V_out_a2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.171    system_i/low_pass_0/inst/V_out_a2_carry_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.288 r  system_i/low_pass_0/inst/V_out_a2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.288    system_i/low_pass_0/inst/V_out_a2_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.405 r  system_i/low_pass_0/inst/V_out_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.405    system_i/low_pass_0/inst/V_out_a2_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.522 r  system_i/low_pass_0/inst/V_out_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009    31.531    system_i/low_pass_0/inst/V_out_a2_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  system_i/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.648    system_i/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.765 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.765    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.882 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.882    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.205 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    32.763    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    33.069 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    34.312    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    34.436 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    35.603    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    35.727 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    37.284    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    37.408 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    37.408    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.940 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.940    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.054    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.168 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.168    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.282    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.405    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.519 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.519    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.633 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.633    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.747 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.747    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.861 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.861    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.975 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.089 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.089    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.203 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.203    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.317 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.317    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.431 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.431    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.545 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.545    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.879 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.879    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_6
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    28.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/C
                         clock pessimism              0.000    28.407    
                         clock uncertainty           -0.302    28.105    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    28.167    system_i/low_pass_0/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         28.167    
                         arrival time                         -39.879    
  -------------------------------------------------------------------
                         slack                                -11.711    

Slack (VIOLATED) :        -11.690ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.889ns  (logic 10.626ns (62.918%)  route 6.263ns (37.082%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 28.407 - 24.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 22.969 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.661    22.969    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    23.425 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.632    24.057    system_i/low_pass_0/inst/inverse_RC_a[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    27.908 r  system_i/low_pass_0/inst/V_out_a2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.910    system_i/low_pass_0/inst/V_out_a2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    29.428 r  system_i/low_pass_0/inst/V_out_a2__2/P[17]
                         net (fo=2, routed)           1.086    30.514    system_i/low_pass_0/inst/V_out_a2__2_n_88
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.638 r  system_i/low_pass_0/inst/V_out_a2_carry_i_3/O
                         net (fo=1, routed)           0.000    30.638    system_i/low_pass_0/inst/V_out_a2_carry_i_3_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.171 r  system_i/low_pass_0/inst/V_out_a2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.171    system_i/low_pass_0/inst/V_out_a2_carry_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.288 r  system_i/low_pass_0/inst/V_out_a2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.288    system_i/low_pass_0/inst/V_out_a2_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.405 r  system_i/low_pass_0/inst/V_out_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.405    system_i/low_pass_0/inst/V_out_a2_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.522 r  system_i/low_pass_0/inst/V_out_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009    31.531    system_i/low_pass_0/inst/V_out_a2_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  system_i/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.648    system_i/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.765 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.765    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.882 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.882    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.205 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    32.763    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    33.069 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    34.312    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    34.436 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    35.603    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    35.727 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    37.284    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    37.408 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    37.408    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.940 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.940    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.054    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.168 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.168    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.282    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.405    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.519 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.519    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.633 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.633    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.747 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.747    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.861 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.861    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.975 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.089 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.089    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.203 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.203    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.317 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.317    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.431 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.431    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.545 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.545    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    39.858 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.858    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_4
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    28.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[63]/C
                         clock pessimism              0.000    28.407    
                         clock uncertainty           -0.302    28.105    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    28.167    system_i/low_pass_0/inst/V_out_a_reg[63]
  -------------------------------------------------------------------
                         required time                         28.167    
                         arrival time                         -39.858    
  -------------------------------------------------------------------
                         slack                                -11.690    

Slack (VIOLATED) :        -11.644ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.872ns  (logic 10.488ns (62.163%)  route 6.384ns (37.837%))
  Logic Levels:           30  (CARRY4=24 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 28.395 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.608 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.608    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.847 r  system_i/low_pass_0/inst/V_out_b_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.847    system_i/low_pass_0/inst/V_out_b_reg[63]_i_1_n_5
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.483    28.395    system_i/low_pass_0/inst/clk
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[62]/C
                         clock pessimism              0.000    28.395    
                         clock uncertainty           -0.302    28.093    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.109    28.202    system_i/low_pass_0/inst/V_out_b_reg[62]
  -------------------------------------------------------------------
                         required time                         28.202    
                         arrival time                         -39.847    
  -------------------------------------------------------------------
                         slack                                -11.644    

Slack (VIOLATED) :        -11.624ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.852ns  (logic 10.468ns (62.118%)  route 6.384ns (37.882%))
  Logic Levels:           30  (CARRY4=24 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 28.395 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.608 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.608    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.827 r  system_i/low_pass_0/inst/V_out_b_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.827    system_i/low_pass_0/inst/V_out_b_reg[63]_i_1_n_7
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.483    28.395    system_i/low_pass_0/inst/clk
    SLICE_X34Y24         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[60]/C
                         clock pessimism              0.000    28.395    
                         clock uncertainty           -0.302    28.093    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.109    28.202    system_i/low_pass_0/inst/V_out_b_reg[60]
  -------------------------------------------------------------------
                         required time                         28.202    
                         arrival time                         -39.827    
  -------------------------------------------------------------------
                         slack                                -11.624    

Slack (VIOLATED) :        -11.616ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.815ns  (logic 10.552ns (62.755%)  route 6.263ns (37.245%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 28.407 - 24.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 22.969 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.661    22.969    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    23.425 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.632    24.057    system_i/low_pass_0/inst/inverse_RC_a[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    27.908 r  system_i/low_pass_0/inst/V_out_a2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.910    system_i/low_pass_0/inst/V_out_a2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    29.428 r  system_i/low_pass_0/inst/V_out_a2__2/P[17]
                         net (fo=2, routed)           1.086    30.514    system_i/low_pass_0/inst/V_out_a2__2_n_88
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.638 r  system_i/low_pass_0/inst/V_out_a2_carry_i_3/O
                         net (fo=1, routed)           0.000    30.638    system_i/low_pass_0/inst/V_out_a2_carry_i_3_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.171 r  system_i/low_pass_0/inst/V_out_a2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.171    system_i/low_pass_0/inst/V_out_a2_carry_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.288 r  system_i/low_pass_0/inst/V_out_a2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.288    system_i/low_pass_0/inst/V_out_a2_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.405 r  system_i/low_pass_0/inst/V_out_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.405    system_i/low_pass_0/inst/V_out_a2_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.522 r  system_i/low_pass_0/inst/V_out_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009    31.531    system_i/low_pass_0/inst/V_out_a2_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  system_i/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.648    system_i/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.765 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.765    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.882 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.882    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.205 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    32.763    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    33.069 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    34.312    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    34.436 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    35.603    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    35.727 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    37.284    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    37.408 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    37.408    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.940 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.940    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.054    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.168 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.168    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.282    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.405    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.519 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.519    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.633 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.633    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.747 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.747    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.861 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.861    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.975 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.089 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.089    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.203 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.203    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.317 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.317    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.431 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.431    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.545 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.545    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.784 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    39.784    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_5
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    28.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[62]/C
                         clock pessimism              0.000    28.407    
                         clock uncertainty           -0.302    28.105    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    28.167    system_i/low_pass_0/inst/V_out_a_reg[62]
  -------------------------------------------------------------------
                         required time                         28.167    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                -11.616    

Slack (VIOLATED) :        -11.609ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.839ns  (logic 10.455ns (62.089%)  route 6.384ns (37.911%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 28.397 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.814 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    39.814    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_6
    SLICE_X34Y23         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.485    28.397    system_i/low_pass_0/inst/clk
    SLICE_X34Y23         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[57]/C
                         clock pessimism              0.000    28.397    
                         clock uncertainty           -0.302    28.095    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.109    28.204    system_i/low_pass_0/inst/V_out_b_reg[57]
  -------------------------------------------------------------------
                         required time                         28.204    
                         arrival time                         -39.814    
  -------------------------------------------------------------------
                         slack                                -11.609    

Slack (VIOLATED) :        -11.601ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.831ns  (logic 10.447ns (62.071%)  route 6.384ns (37.929%))
  Logic Levels:           29  (CARRY4=23 DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 28.397 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.667    22.975    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y15         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.456    23.431 r  system_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.774    24.205    system_i/low_pass_0/inst/inverse_RC_b[13]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    28.056 r  system_i/low_pass_0/inst/V_out_b2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    28.058    system_i/low_pass_0/inst/V_out_b2__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    29.576 r  system_i/low_pass_0/inst/V_out_b2__2/P[16]
                         net (fo=1, routed)           0.868    30.444    system_i/low_pass_0/inst/V_out_b2__2_n_89
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    31.100 r  system_i/low_pass_0/inst/V_out_b2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.100    system_i/low_pass_0/inst/V_out_b2_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.214 r  system_i/low_pass_0/inst/V_out_b2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.214    system_i/low_pass_0/inst/V_out_b2_carry__0_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.328 r  system_i/low_pass_0/inst/V_out_b2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.328    system_i/low_pass_0/inst/V_out_b2_carry__1_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.442 r  system_i/low_pass_0/inst/V_out_b2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.442    system_i/low_pass_0/inst/V_out_b2_carry__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.556 r  system_i/low_pass_0/inst/V_out_b2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.556    system_i/low_pass_0/inst/V_out_b2_carry__3_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.670 r  system_i/low_pass_0/inst/V_out_b2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.670    system_i/low_pass_0/inst/V_out_b2_carry__4_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.784 r  system_i/low_pass_0/inst/V_out_b2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.784    system_i/low_pass_0/inst/V_out_b2_carry__5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.023 r  system_i/low_pass_0/inst/V_out_b2_carry__6/O[2]
                         net (fo=126, routed)         0.907    32.930    system_i/low_pass_0/inst/V_out_b2_carry__6_n_5
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.302    33.232 r  system_i/low_pass_0/inst/V_out_b[0]_i_24/O
                         net (fo=4, routed)           0.956    34.188    system_i/low_pass_0/inst/V_out_b[0]_i_24_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    34.312 r  system_i/low_pass_0/inst/V_out_b[0]_i_12/O
                         net (fo=2, routed)           1.150    35.462    system_i/low_pass_0/inst/V_out_b[0]_i_12_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I0_O)        0.124    35.586 r  system_i/low_pass_0/inst/V_out_b[0]_i_9/O
                         net (fo=2, routed)           1.726    37.313    system_i/low_pass_0/inst/V_out_b[0]_i_9_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I2_O)        0.124    37.437 r  system_i/low_pass_0/inst/V_out_b[0]_i_4/O
                         net (fo=1, routed)           0.000    37.437    system_i/low_pass_0/inst/V_out_b[0]_i_4_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.970 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.970    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.087 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.087    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.204 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.204    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.321 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.321    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.438 r  system_i/low_pass_0/inst/V_out_b_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.438    system_i/low_pass_0/inst/V_out_b_reg[16]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.555 r  system_i/low_pass_0/inst/V_out_b_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.555    system_i/low_pass_0/inst/V_out_b_reg[20]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.672 r  system_i/low_pass_0/inst/V_out_b_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.672    system_i/low_pass_0/inst/V_out_b_reg[24]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.789 r  system_i/low_pass_0/inst/V_out_b_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.789    system_i/low_pass_0/inst/V_out_b_reg[28]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.906 r  system_i/low_pass_0/inst/V_out_b_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.906    system_i/low_pass_0/inst/V_out_b_reg[32]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.023 r  system_i/low_pass_0/inst/V_out_b_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.023    system_i/low_pass_0/inst/V_out_b_reg[36]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.140 r  system_i/low_pass_0/inst/V_out_b_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.140    system_i/low_pass_0/inst/V_out_b_reg[40]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.257 r  system_i/low_pass_0/inst/V_out_b_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.257    system_i/low_pass_0/inst/V_out_b_reg[47]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.374 r  system_i/low_pass_0/inst/V_out_b_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.374    system_i/low_pass_0/inst/V_out_b_reg[51]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.491 r  system_i/low_pass_0/inst/V_out_b_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.491    system_i/low_pass_0/inst/V_out_b_reg[55]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.806 r  system_i/low_pass_0/inst/V_out_b_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    39.806    system_i/low_pass_0/inst/V_out_b_reg[57]_i_1_n_4
    SLICE_X34Y23         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.485    28.397    system_i/low_pass_0/inst/clk
    SLICE_X34Y23         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[59]/C
                         clock pessimism              0.000    28.397    
                         clock uncertainty           -0.302    28.095    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.109    28.204    system_i/low_pass_0/inst/V_out_b_reg[59]
  -------------------------------------------------------------------
                         required time                         28.204    
                         arrival time                         -39.806    
  -------------------------------------------------------------------
                         slack                                -11.601    

Slack (VIOLATED) :        -11.600ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        16.799ns  (logic 10.536ns (62.719%)  route 6.263ns (37.281%))
  Logic Levels:           31  (CARRY4=24 DSP48E1=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 28.407 - 24.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 22.969 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.661    22.969    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y29         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.456    23.425 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=33, routed)          0.632    24.057    system_i/low_pass_0/inst/inverse_RC_a[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    27.908 r  system_i/low_pass_0/inst/V_out_a2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    27.910    system_i/low_pass_0/inst/V_out_a2__1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    29.428 r  system_i/low_pass_0/inst/V_out_a2__2/P[17]
                         net (fo=2, routed)           1.086    30.514    system_i/low_pass_0/inst/V_out_a2__2_n_88
    SLICE_X30Y21         LUT2 (Prop_lut2_I0_O)        0.124    30.638 r  system_i/low_pass_0/inst/V_out_a2_carry_i_3/O
                         net (fo=1, routed)           0.000    30.638    system_i/low_pass_0/inst/V_out_a2_carry_i_3_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.171 r  system_i/low_pass_0/inst/V_out_a2_carry/CO[3]
                         net (fo=1, routed)           0.000    31.171    system_i/low_pass_0/inst/V_out_a2_carry_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.288 r  system_i/low_pass_0/inst/V_out_a2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.288    system_i/low_pass_0/inst/V_out_a2_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.405 r  system_i/low_pass_0/inst/V_out_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.405    system_i/low_pass_0/inst/V_out_a2_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.522 r  system_i/low_pass_0/inst/V_out_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009    31.531    system_i/low_pass_0/inst/V_out_a2_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  system_i/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.648    system_i/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.765 r  system_i/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.765    system_i/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.882 r  system_i/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.882    system_i/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.205 r  system_i/low_pass_0/inst/V_out_a2_carry__6/O[1]
                         net (fo=6, routed)           0.559    32.763    system_i/low_pass_0/inst/V_out_a2_carry__6_n_6
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.306    33.069 r  system_i/low_pass_0/inst/V_out_a[0]_i_30/O
                         net (fo=5, routed)           1.242    34.312    system_i/low_pass_0/inst/V_out_a[0]_i_30_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    34.436 r  system_i/low_pass_0/inst/V_out_a[0]_i_15/O
                         net (fo=1, routed)           1.168    35.603    system_i/low_pass_0/inst/V_out_a[0]_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124    35.727 r  system_i/low_pass_0/inst/V_out_a[0]_i_10/O
                         net (fo=1, routed)           1.556    37.284    system_i/low_pass_0/inst/V_out_a[0]_i_10_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124    37.408 r  system_i/low_pass_0/inst/V_out_a[0]_i_5/O
                         net (fo=1, routed)           0.000    37.408    system_i/low_pass_0/inst/V_out_a[0]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.940 r  system_i/low_pass_0/inst/V_out_a_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.940    system_i/low_pass_0/inst/V_out_a_reg[0]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.054 r  system_i/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.054    system_i/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.168 r  system_i/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.168    system_i/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  system_i/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.282    system_i/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  system_i/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.405    system_i/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.519 r  system_i/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.519    system_i/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.633 r  system_i/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.633    system_i/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.747 r  system_i/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.747    system_i/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.861 r  system_i/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.861    system_i/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.975 r  system_i/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.975    system_i/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.089 r  system_i/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.089    system_i/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.203 r  system_i/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.203    system_i/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.317 r  system_i/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.317    system_i/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.431 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.431    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.545 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.545    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.768 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    39.768    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_7
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.495    28.407    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[60]/C
                         clock pessimism              0.000    28.407    
                         clock uncertainty           -0.302    28.105    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    28.167    system_i/low_pass_0/inst/V_out_a_reg[60]
  -------------------------------------------------------------------
                         required time                         28.167    
                         arrival time                         -39.768    
  -------------------------------------------------------------------
                         slack                                -11.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.317ns (18.869%)  route 1.363ns (81.131%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=68, routed)          0.705     1.767    system_i/low_pass_0/inst/exp_a[1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  system_i/low_pass_0/inst/V_out_a[55]_i_6/O
                         net (fo=2, routed)           0.658     2.470    system_i/low_pass_0/inst/V_out_a[55]_i_6_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.045     2.515 r  system_i/low_pass_0/inst/V_out_a[55]_i_2/O
                         net (fo=1, routed)           0.000     2.515    system_i/low_pass_0/inst/V_out_a[55]_i_2_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.578 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.578    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_4
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.824     1.970    system_i/low_pass_0/inst/clk
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[55]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.302     2.272    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.105     2.377    system_i/low_pass_0/inst/V_out_a_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.318ns (18.397%)  route 1.411ns (81.603%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y7          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=65, routed)          0.703     1.769    system_i/low_pass_0/inst/exp_b[1]
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  system_i/low_pass_0/inst/V_out_b[8]_i_7/O
                         net (fo=2, routed)           0.708     2.522    system_i/low_pass_0/inst/V_out_b[8]_i_7_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.567 r  system_i/low_pass_0/inst/V_out_b[8]_i_2/O
                         net (fo=1, routed)           0.000     2.567    system_i/low_pass_0/inst/V_out_b[8]_i_2_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.631 r  system_i/low_pass_0/inst/V_out_b_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.631    system_i/low_pass_0/inst/V_out_b_reg[8]_i_1_n_4
    SLICE_X34Y11         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.830     1.976    system_i/low_pass_0/inst/clk
    SLICE_X34Y11         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[11]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.302     2.278    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.134     2.412    system_i/low_pass_0/inst/V_out_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.324ns (18.728%)  route 1.406ns (81.272%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y7          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=65, routed)          0.703     1.769    system_i/low_pass_0/inst/exp_b[1]
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  system_i/low_pass_0/inst/V_out_b[8]_i_7/O
                         net (fo=2, routed)           0.703     2.518    system_i/low_pass_0/inst/V_out_b[8]_i_7_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.045     2.563 r  system_i/low_pass_0/inst/V_out_b[12]_i_5/O
                         net (fo=1, routed)           0.000     2.563    system_i/low_pass_0/inst/V_out_b[12]_i_5_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.633 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.633    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_7
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.828     1.974    system_i/low_pass_0/inst/clk
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[12]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     2.410    system_i/low_pass_0/inst/V_out_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.320ns (18.708%)  route 1.390ns (81.292%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=68, routed)          0.705     1.767    system_i/low_pass_0/inst/exp_a[1]
    SLICE_X29Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  system_i/low_pass_0/inst/V_out_a[55]_i_6/O
                         net (fo=2, routed)           0.686     2.498    system_i/low_pass_0/inst/V_out_a[55]_i_6_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.543 r  system_i/low_pass_0/inst/V_out_a[55]_i_3/O
                         net (fo=1, routed)           0.000     2.543    system_i/low_pass_0/inst/V_out_a[55]_i_3_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.609 r  system_i/low_pass_0/inst/V_out_a_reg[55]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.609    system_i/low_pass_0/inst/V_out_a_reg[55]_i_1_n_5
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.824     1.970    system_i/low_pass_0/inst/clk
    SLICE_X33Y33         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[54]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.302     2.272    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.105     2.377    system_i/low_pass_0/inst/V_out_a_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.274ns (15.884%)  route 1.451ns (84.116%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.561     0.901    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=66, routed)          1.451     2.516    system_i/low_pass_0/inst/exp_a[0]
    SLICE_X33Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.561 r  system_i/low_pass_0/inst/V_out_a[63]_i_4/O
                         net (fo=1, routed)           0.000     2.561    system_i/low_pass_0/inst/V_out_a[63]_i_4_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.626 r  system_i/low_pass_0/inst/V_out_a_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.626    system_i/low_pass_0/inst/V_out_a_reg[63]_i_1_n_6
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.826     1.972    system_i/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[61]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.302     2.274    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     2.379    system_i/low_pass_0/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.359ns (20.340%)  route 1.406ns (79.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y7          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=65, routed)          0.703     1.769    system_i/low_pass_0/inst/exp_b[1]
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  system_i/low_pass_0/inst/V_out_b[8]_i_7/O
                         net (fo=2, routed)           0.703     2.518    system_i/low_pass_0/inst/V_out_b[8]_i_7_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.045     2.563 r  system_i/low_pass_0/inst/V_out_b[12]_i_5/O
                         net (fo=1, routed)           0.000     2.563    system_i/low_pass_0/inst/V_out_b[12]_i_5_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.668 r  system_i/low_pass_0/inst/V_out_b_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.668    system_i/low_pass_0/inst/V_out_b_reg[12]_i_1_n_6
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.828     1.974    system_i/low_pass_0/inst/clk
    SLICE_X34Y12         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[13]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.302     2.276    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.134     2.410    system_i/low_pass_0/inst/V_out_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.319ns (18.238%)  route 1.430ns (81.762%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=68, routed)          0.725     1.787    system_i/low_pass_0/inst/exp_a[1]
    SLICE_X31Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  system_i/low_pass_0/inst/V_out_a[57]_i_7/O
                         net (fo=2, routed)           0.705     2.538    system_i/low_pass_0/inst/V_out_a[57]_i_7_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.583 r  system_i/low_pass_0/inst/V_out_a[57]_i_4/O
                         net (fo=1, routed)           0.000     2.583    system_i/low_pass_0/inst/V_out_a[57]_i_4_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.648 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.648    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_6
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.825     1.971    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[57]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.105     2.378    system_i/low_pass_0/inst/V_out_a_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_a_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.320ns (18.277%)  route 1.431ns (81.723%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=68, routed)          0.725     1.787    system_i/low_pass_0/inst/exp_a[1]
    SLICE_X31Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  system_i/low_pass_0/inst/V_out_a[57]_i_7/O
                         net (fo=2, routed)           0.706     2.538    system_i/low_pass_0/inst/V_out_a[57]_i_7_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.583 r  system_i/low_pass_0/inst/V_out_a[57]_i_3/O
                         net (fo=1, routed)           0.000     2.583    system_i/low_pass_0/inst/V_out_a[57]_i_3_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.649 r  system_i/low_pass_0/inst/V_out_a_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.649    system_i/low_pass_0/inst/V_out_a_reg[57]_i_1_n_5
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.825     1.971    system_i/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/low_pass_0/inst/V_out_a_reg[58]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.302     2.273    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.105     2.378    system_i/low_pass_0/inst/V_out_a_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.324ns (18.161%)  route 1.460ns (81.839%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y7          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=65, routed)          0.755     1.821    system_i/low_pass_0/inst/exp_b[1]
    SLICE_X34Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  system_i/low_pass_0/inst/V_out_b[0]_i_7/O
                         net (fo=2, routed)           0.705     2.572    system_i/low_pass_0/inst/V_out_b[0]_i_7_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.617 r  system_i/low_pass_0/inst/V_out_b[4]_i_5/O
                         net (fo=1, routed)           0.000     2.617    system_i/low_pass_0/inst/V_out_b[4]_i_5_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.687 r  system_i/low_pass_0/inst/V_out_b_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.687    system_i/low_pass_0/inst/V_out_b_reg[4]_i_1_n_7
    SLICE_X34Y10         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.830     1.976    system_i/low_pass_0/inst/clk
    SLICE_X34Y10         FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[4]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.302     2.278    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.134     2.412    system_i/low_pass_0/inst/V_out_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/low_pass_0/inst/V_out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.318ns (17.761%)  route 1.472ns (82.239%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.562     0.903    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y7          FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=65, routed)          0.755     1.821    system_i/low_pass_0/inst/exp_b[1]
    SLICE_X34Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.866 r  system_i/low_pass_0/inst/V_out_b[0]_i_7/O
                         net (fo=2, routed)           0.718     2.584    system_i/low_pass_0/inst/V_out_b[0]_i_7_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I4_O)        0.045     2.629 r  system_i/low_pass_0/inst/V_out_b[0]_i_2/O
                         net (fo=1, routed)           0.000     2.629    system_i/low_pass_0/inst/V_out_b[0]_i_2_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.693 r  system_i/low_pass_0/inst/V_out_b_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.693    system_i/low_pass_0/inst/V_out_b_reg[0]_i_1_n_4
    SLICE_X34Y9          FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.831     1.977    system_i/low_pass_0/inst/clk
    SLICE_X34Y9          FDRE                                         r  system_i/low_pass_0/inst/V_out_b_reg[3]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.302     2.279    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.134     2.413    system_i/low_pass_0/inst/V_out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.280    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.327ns  (logic 0.124ns (9.343%)  route 1.203ns (90.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.203     1.203    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.327 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.327    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y39         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.499     2.691    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y39         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.045ns (7.163%)  route 0.583ns (92.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.583     0.583    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.628 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.628    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y39         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.829     1.199    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y39         FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         1.677     5.677    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=231, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





