<stg><name>check</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="34">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="1" to="15">
<condition id="33">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="48">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="15">
<condition id="47">
<or_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="14" to="15">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="15" to="17">
<condition id="51">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
<literal name="tmp_29_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="15" to="16">
<condition id="53">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="16" to="17">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %p_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_V)

]]></node>
<StgValue><ssdm name="p_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_i = icmp eq i8 %p_V_read, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.critedge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="8">
<![CDATA[
:0  %tmp_i_cast = sext i8 %p_V_read to i10

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8">
<![CDATA[
:1  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="8">
<![CDATA[
:2  %tmp_26_i_cast = zext i8 %side_V_load to i10

]]></node>
<StgValue><ssdm name="tmp_26_i_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="33" st_id="10" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="34" st_id="11" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="35" st_id="12" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="36" st_id="13" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="10">
<![CDATA[
:4  %r_V = trunc i10 %tmp_27_i to i8

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_28_i = icmp eq i8 %r_V, 0

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_28_i, label %.critedge, label %left_colour_match.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_colour_match.exit:0  %this_assign_i = add i8 %p_V_read, -1

]]></node>
<StgValue><ssdm name="this_assign_i"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="8">
<![CDATA[
left_colour_match.exit:1  %tmp_i_i = zext i8 %this_assign_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="42" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:2  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:3  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:4  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:5  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="46" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="8">
<![CDATA[
left_colour_match.exit:11  %tmp_i2_i = zext i8 %p_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:12  %pp_tile_V_addr_5 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_5"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:13  %tile_V_5 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="49" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:14  %pp_rot_V_addr_4 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:15  %rot_V_5 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="51" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:3  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:5  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_colour_match.exit:6  %r_V_9 = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_colour_match.exit:7  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_9)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="10">
<![CDATA[
left_colour_match.exit:8  %tmp_23 = zext i10 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:9  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:10  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:13  %tile_V_5 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:15  %rot_V_5 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_colour_match.exit:16  %r_V_s = add i2 %rot_V_5, -1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_colour_match.exit:17  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_5, i2 %r_V_s)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="10">
<![CDATA[
left_colour_match.exit:18  %tmp_25 = zext i10 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:19  %tiles_V_addr_4 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="tiles_V_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:20  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:10  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:20  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
left_colour_match.exit:21  %tmp_29_i = icmp eq i4 %tiles_V_load, %tiles_V_load_3

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
left_colour_match.exit:22  br i1 %tmp_29_i, label %.critedge, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8">
<![CDATA[
.critedge:0  %side_V_load_2 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_2"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:1  %up_V = sub i8 %p_V_read, %side_V_load_2

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge:2  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:3  br i1 %tmp_32, label %._crit_edge, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i_i3 = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pp_tile_V_addr_6 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i3

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V_6 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pp_rot_V_addr_5 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i3

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V_6 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_i3_i = zext i8 %p_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_i3_i"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %pp_tile_V_addr_7 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i3_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="6">
<![CDATA[
:12  %tile_V_7 = load i8* %pp_tile_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="tile_V_7"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %pp_rot_V_addr_6 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i3_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_6"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="6">
<![CDATA[
:14  %rot_V_7 = load i2* %pp_rot_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="rot_V_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V_6 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V_6 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %r_V_1 = xor i2 %rot_V_6, -2

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:6  %tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_6, i2 %r_V_1)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_27 = zext i10 %tmp_26 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tiles_V_addr_5 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="tiles_V_addr_5"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="6">
<![CDATA[
:12  %tile_V_7 = load i8* %pp_tile_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="tile_V_7"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="6">
<![CDATA[
:14  %rot_V_7 = load i2* %pp_rot_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="rot_V_7"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:15  %tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_7, i2 %rot_V_7)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="10">
<![CDATA[
:16  %tmp_29 = zext i10 %tmp_28 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tiles_V_addr_6 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="tiles_V_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="8">
<![CDATA[
:18  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="8">
<![CDATA[
:18  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:19  %tmp_i6 = icmp eq i4 %tiles_V_load_4, %tiles_V_load_5

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge:0  %tmp_s = phi i1 [ false, %left_colour_match.exit ], [ %tmp_i6, %2 ], [ true, %.critedge ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %tmp_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="125" name="p_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_V"/></StgValue>
</port>
<port id="126" name="side_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="side_V"/></StgValue>
</port>
<port id="127" name="pp_tile_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="pp_rot_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="tiles_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tiles_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="131" from="_ssdm_op_Read.ap_auto.i8" to="p_V_read" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="p_V" to="p_V_read" fromId="125" toId="18">
</dataflow>
<dataflow id="133" from="p_V_read" to="tmp_i" fromId="18" toId="19">
</dataflow>
<dataflow id="135" from="stg_134" to="tmp_i" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="tmp_i" to="stg_20" fromId="19" toId="20">
</dataflow>
<dataflow id="137" from="p_V_read" to="tmp_i_cast" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="side_V" to="side_V_load" fromId="126" toId="22">
</dataflow>
<dataflow id="139" from="side_V_load" to="tmp_26_i_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="140" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="24">
</dataflow>
<dataflow id="141" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="24">
</dataflow>
<dataflow id="142" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="25">
</dataflow>
<dataflow id="143" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="25">
</dataflow>
<dataflow id="144" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="26">
</dataflow>
<dataflow id="145" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="26">
</dataflow>
<dataflow id="146" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="27">
</dataflow>
<dataflow id="147" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="27">
</dataflow>
<dataflow id="148" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="28">
</dataflow>
<dataflow id="149" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="28">
</dataflow>
<dataflow id="150" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="29">
</dataflow>
<dataflow id="151" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="29">
</dataflow>
<dataflow id="152" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="30">
</dataflow>
<dataflow id="153" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="30">
</dataflow>
<dataflow id="154" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="31">
</dataflow>
<dataflow id="155" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="31">
</dataflow>
<dataflow id="156" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="32">
</dataflow>
<dataflow id="157" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="32">
</dataflow>
<dataflow id="158" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="33">
</dataflow>
<dataflow id="159" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="33">
</dataflow>
<dataflow id="160" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="34">
</dataflow>
<dataflow id="161" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="34">
</dataflow>
<dataflow id="162" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="35">
</dataflow>
<dataflow id="163" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="35">
</dataflow>
<dataflow id="164" from="tmp_i_cast" to="tmp_27_i" fromId="21" toId="36">
</dataflow>
<dataflow id="165" from="tmp_26_i_cast" to="tmp_27_i" fromId="23" toId="36">
</dataflow>
<dataflow id="166" from="tmp_27_i" to="r_V" fromId="36" toId="37">
</dataflow>
<dataflow id="167" from="r_V" to="tmp_28_i" fromId="37" toId="38">
</dataflow>
<dataflow id="168" from="stg_134" to="tmp_28_i" fromId="134" toId="38">
</dataflow>
<dataflow id="169" from="tmp_28_i" to="stg_39" fromId="38" toId="39">
</dataflow>
<dataflow id="170" from="p_V_read" to="this_assign_i" fromId="18" toId="40">
</dataflow>
<dataflow id="172" from="stg_171" to="this_assign_i" fromId="171" toId="40">
</dataflow>
<dataflow id="173" from="this_assign_i" to="tmp_i_i" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="pp_tile_V" to="pp_tile_V_addr" fromId="127" toId="42">
</dataflow>
<dataflow id="176" from="stg_175" to="pp_tile_V_addr" fromId="175" toId="42">
</dataflow>
<dataflow id="177" from="tmp_i_i" to="pp_tile_V_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="178" from="pp_tile_V_addr" to="tile_V" fromId="42" toId="43">
</dataflow>
<dataflow id="179" from="pp_rot_V" to="pp_rot_V_addr" fromId="128" toId="44">
</dataflow>
<dataflow id="180" from="stg_175" to="pp_rot_V_addr" fromId="175" toId="44">
</dataflow>
<dataflow id="181" from="tmp_i_i" to="pp_rot_V_addr" fromId="41" toId="44">
</dataflow>
<dataflow id="182" from="pp_rot_V_addr" to="rot_V" fromId="44" toId="45">
</dataflow>
<dataflow id="183" from="p_V_read" to="tmp_i2_i" fromId="18" toId="46">
</dataflow>
<dataflow id="184" from="pp_tile_V" to="pp_tile_V_addr_5" fromId="127" toId="47">
</dataflow>
<dataflow id="185" from="stg_175" to="pp_tile_V_addr_5" fromId="175" toId="47">
</dataflow>
<dataflow id="186" from="tmp_i2_i" to="pp_tile_V_addr_5" fromId="46" toId="47">
</dataflow>
<dataflow id="187" from="pp_tile_V_addr_5" to="tile_V_5" fromId="47" toId="48">
</dataflow>
<dataflow id="188" from="pp_rot_V" to="pp_rot_V_addr_4" fromId="128" toId="49">
</dataflow>
<dataflow id="189" from="stg_175" to="pp_rot_V_addr_4" fromId="175" toId="49">
</dataflow>
<dataflow id="190" from="tmp_i2_i" to="pp_rot_V_addr_4" fromId="46" toId="49">
</dataflow>
<dataflow id="191" from="pp_rot_V_addr_4" to="rot_V_5" fromId="49" toId="50">
</dataflow>
<dataflow id="192" from="pp_tile_V_addr" to="tile_V" fromId="42" toId="51">
</dataflow>
<dataflow id="193" from="pp_rot_V_addr" to="rot_V" fromId="44" toId="52">
</dataflow>
<dataflow id="194" from="rot_V" to="r_V_9" fromId="52" toId="53">
</dataflow>
<dataflow id="196" from="stg_195" to="r_V_9" fromId="195" toId="53">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp" fromId="197" toId="54">
</dataflow>
<dataflow id="199" from="tile_V" to="tmp" fromId="51" toId="54">
</dataflow>
<dataflow id="200" from="r_V_9" to="tmp" fromId="53" toId="54">
</dataflow>
<dataflow id="201" from="tmp" to="tmp_23" fromId="54" toId="55">
</dataflow>
<dataflow id="202" from="tiles_V" to="tiles_V_addr" fromId="129" toId="56">
</dataflow>
<dataflow id="203" from="stg_175" to="tiles_V_addr" fromId="175" toId="56">
</dataflow>
<dataflow id="204" from="tmp_23" to="tiles_V_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="205" from="tiles_V_addr" to="tiles_V_load" fromId="56" toId="57">
</dataflow>
<dataflow id="206" from="pp_tile_V_addr_5" to="tile_V_5" fromId="47" toId="58">
</dataflow>
<dataflow id="207" from="pp_rot_V_addr_4" to="rot_V_5" fromId="49" toId="59">
</dataflow>
<dataflow id="208" from="rot_V_5" to="r_V_s" fromId="59" toId="60">
</dataflow>
<dataflow id="210" from="stg_209" to="r_V_s" fromId="209" toId="60">
</dataflow>
<dataflow id="211" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_24" fromId="197" toId="61">
</dataflow>
<dataflow id="212" from="tile_V_5" to="tmp_24" fromId="58" toId="61">
</dataflow>
<dataflow id="213" from="r_V_s" to="tmp_24" fromId="60" toId="61">
</dataflow>
<dataflow id="214" from="tmp_24" to="tmp_25" fromId="61" toId="62">
</dataflow>
<dataflow id="215" from="tiles_V" to="tiles_V_addr_4" fromId="129" toId="63">
</dataflow>
<dataflow id="216" from="stg_175" to="tiles_V_addr_4" fromId="175" toId="63">
</dataflow>
<dataflow id="217" from="tmp_25" to="tiles_V_addr_4" fromId="62" toId="63">
</dataflow>
<dataflow id="218" from="tiles_V_addr_4" to="tiles_V_load_3" fromId="63" toId="64">
</dataflow>
<dataflow id="219" from="tiles_V_addr" to="tiles_V_load" fromId="56" toId="65">
</dataflow>
<dataflow id="220" from="tiles_V_addr_4" to="tiles_V_load_3" fromId="63" toId="66">
</dataflow>
<dataflow id="221" from="tiles_V_load" to="tmp_29_i" fromId="65" toId="67">
</dataflow>
<dataflow id="222" from="tiles_V_load_3" to="tmp_29_i" fromId="66" toId="67">
</dataflow>
<dataflow id="223" from="tmp_29_i" to="stg_68" fromId="67" toId="68">
</dataflow>
<dataflow id="224" from="side_V" to="side_V_load_2" fromId="126" toId="69">
</dataflow>
<dataflow id="225" from="p_V_read" to="up_V" fromId="18" toId="70">
</dataflow>
<dataflow id="226" from="side_V_load_2" to="up_V" fromId="69" toId="70">
</dataflow>
<dataflow id="228" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_32" fromId="227" toId="71">
</dataflow>
<dataflow id="229" from="up_V" to="tmp_32" fromId="70" toId="71">
</dataflow>
<dataflow id="231" from="stg_230" to="tmp_32" fromId="230" toId="71">
</dataflow>
<dataflow id="232" from="tmp_32" to="stg_72" fromId="71" toId="72">
</dataflow>
<dataflow id="233" from="up_V" to="tmp_i_i3" fromId="70" toId="73">
</dataflow>
<dataflow id="234" from="pp_tile_V" to="pp_tile_V_addr_6" fromId="127" toId="74">
</dataflow>
<dataflow id="235" from="stg_175" to="pp_tile_V_addr_6" fromId="175" toId="74">
</dataflow>
<dataflow id="236" from="tmp_i_i3" to="pp_tile_V_addr_6" fromId="73" toId="74">
</dataflow>
<dataflow id="237" from="pp_tile_V_addr_6" to="tile_V_6" fromId="74" toId="75">
</dataflow>
<dataflow id="238" from="pp_rot_V" to="pp_rot_V_addr_5" fromId="128" toId="76">
</dataflow>
<dataflow id="239" from="stg_175" to="pp_rot_V_addr_5" fromId="175" toId="76">
</dataflow>
<dataflow id="240" from="tmp_i_i3" to="pp_rot_V_addr_5" fromId="73" toId="76">
</dataflow>
<dataflow id="241" from="pp_rot_V_addr_5" to="rot_V_6" fromId="76" toId="77">
</dataflow>
<dataflow id="242" from="p_V_read" to="tmp_i3_i" fromId="18" toId="78">
</dataflow>
<dataflow id="243" from="pp_tile_V" to="pp_tile_V_addr_7" fromId="127" toId="79">
</dataflow>
<dataflow id="244" from="stg_175" to="pp_tile_V_addr_7" fromId="175" toId="79">
</dataflow>
<dataflow id="245" from="tmp_i3_i" to="pp_tile_V_addr_7" fromId="78" toId="79">
</dataflow>
<dataflow id="246" from="pp_tile_V_addr_7" to="tile_V_7" fromId="79" toId="80">
</dataflow>
<dataflow id="247" from="pp_rot_V" to="pp_rot_V_addr_6" fromId="128" toId="81">
</dataflow>
<dataflow id="248" from="stg_175" to="pp_rot_V_addr_6" fromId="175" toId="81">
</dataflow>
<dataflow id="249" from="tmp_i3_i" to="pp_rot_V_addr_6" fromId="78" toId="81">
</dataflow>
<dataflow id="250" from="pp_rot_V_addr_6" to="rot_V_7" fromId="81" toId="82">
</dataflow>
<dataflow id="251" from="pp_tile_V_addr_6" to="tile_V_6" fromId="74" toId="83">
</dataflow>
<dataflow id="252" from="pp_rot_V_addr_5" to="rot_V_6" fromId="76" toId="84">
</dataflow>
<dataflow id="253" from="rot_V_6" to="r_V_1" fromId="84" toId="85">
</dataflow>
<dataflow id="255" from="stg_254" to="r_V_1" fromId="254" toId="85">
</dataflow>
<dataflow id="256" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_26" fromId="197" toId="86">
</dataflow>
<dataflow id="257" from="tile_V_6" to="tmp_26" fromId="83" toId="86">
</dataflow>
<dataflow id="258" from="r_V_1" to="tmp_26" fromId="85" toId="86">
</dataflow>
<dataflow id="259" from="tmp_26" to="tmp_27" fromId="86" toId="87">
</dataflow>
<dataflow id="260" from="tiles_V" to="tiles_V_addr_5" fromId="129" toId="88">
</dataflow>
<dataflow id="261" from="stg_175" to="tiles_V_addr_5" fromId="175" toId="88">
</dataflow>
<dataflow id="262" from="tmp_27" to="tiles_V_addr_5" fromId="87" toId="88">
</dataflow>
<dataflow id="263" from="tiles_V_addr_5" to="tiles_V_load_4" fromId="88" toId="89">
</dataflow>
<dataflow id="264" from="pp_tile_V_addr_7" to="tile_V_7" fromId="79" toId="90">
</dataflow>
<dataflow id="265" from="pp_rot_V_addr_6" to="rot_V_7" fromId="81" toId="91">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_28" fromId="197" toId="92">
</dataflow>
<dataflow id="267" from="tile_V_7" to="tmp_28" fromId="90" toId="92">
</dataflow>
<dataflow id="268" from="rot_V_7" to="tmp_28" fromId="91" toId="92">
</dataflow>
<dataflow id="269" from="tmp_28" to="tmp_29" fromId="92" toId="93">
</dataflow>
<dataflow id="270" from="tiles_V" to="tiles_V_addr_6" fromId="129" toId="94">
</dataflow>
<dataflow id="271" from="stg_175" to="tiles_V_addr_6" fromId="175" toId="94">
</dataflow>
<dataflow id="272" from="tmp_29" to="tiles_V_addr_6" fromId="93" toId="94">
</dataflow>
<dataflow id="273" from="tiles_V_addr_6" to="tiles_V_load_5" fromId="94" toId="95">
</dataflow>
<dataflow id="274" from="tiles_V_addr_5" to="tiles_V_load_4" fromId="88" toId="96">
</dataflow>
<dataflow id="275" from="tiles_V_addr_6" to="tiles_V_load_5" fromId="94" toId="97">
</dataflow>
<dataflow id="276" from="tiles_V_load_4" to="tmp_i6" fromId="96" toId="98">
</dataflow>
<dataflow id="277" from="tiles_V_load_5" to="tmp_i6" fromId="97" toId="98">
</dataflow>
<dataflow id="279" from="stg_278" to="tmp_s" fromId="278" toId="100">
<condition id="73">
<or_exp><and_exp><literal name="tmp_29_i" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="stg_68" to="tmp_s" fromId="68" toId="100">
</dataflow>
<dataflow id="281" from="tmp_i6" to="tmp_s" fromId="98" toId="100">
<condition id="74">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="stg_99" to="tmp_s" fromId="99" toId="100">
</dataflow>
<dataflow id="284" from="stg_283" to="tmp_s" fromId="283" toId="100">
<condition id="75">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="stg_72" to="tmp_s" fromId="72" toId="100">
</dataflow>
<dataflow id="286" from="tmp_s" to="stg_101" fromId="100" toId="101">
</dataflow>
<dataflow id="287" from="tmp_i" to="stg_1" fromId="19" toId="1">
</dataflow>
<dataflow id="288" from="tmp_28_i" to="stg_13" fromId="38" toId="13">
</dataflow>
<dataflow id="289" from="tmp_i" to="stg_15" fromId="19" toId="15">
</dataflow>
<dataflow id="290" from="tmp_28_i" to="stg_15" fromId="38" toId="15">
</dataflow>
<dataflow id="291" from="tmp_29_i" to="stg_15" fromId="67" toId="15">
</dataflow>
<dataflow id="292" from="tmp_32" to="stg_15" fromId="71" toId="15">
</dataflow>
<dataflow id="293" from="tmp_i" to="stg_17" fromId="19" toId="17">
</dataflow>
<dataflow id="294" from="tmp_32" to="stg_17" fromId="71" toId="17">
</dataflow>
<dataflow id="295" from="tmp_28_i" to="stg_17" fromId="38" toId="17">
</dataflow>
<dataflow id="296" from="tmp_29_i" to="stg_17" fromId="67" toId="17">
</dataflow>
</dataflows>


</stg>
