and r0, r0, #7 
lsl r1, r2, #4 
bic r2, r1, r0 
mvn r1, r2 
