
*** Running vivado
    with args -log A2_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source A2_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source A2_top.tcl -notrace
Command: synth_design -top A2_top -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.473 ; gain = 177.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'A2_top' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:1]
	Parameter g0 bound to: 8304 - type: integer 
	Parameter a10 bound to: 13920 - type: integer 
	Parameter a20 bound to: 13520 - type: integer 
	Parameter g1 bound to: 8304 - type: integer 
	Parameter a11 bound to: -18712 - type: integer 
	Parameter a21 bound to: 13818 - type: integer 
	Parameter g2 bound to: 7336 - type: integer 
	Parameter a12 bound to: -15093 - type: integer 
	Parameter a22 bound to: 9636 - type: integer 
	Parameter g3 bound to: 7335 - type: integer 
	Parameter a13 bound to: 10575 - type: integer 
	Parameter a23 bound to: 9028 - type: integer 
	Parameter g4 bound to: 6787 - type: integer 
	Parameter a14 bound to: -10925 - type: integer 
	Parameter a24 bound to: 6305 - type: integer 
	Parameter g5 bound to: 6787 - type: integer 
	Parameter a15 bound to: 6541 - type: integer 
	Parameter a25 bound to: 5696 - type: integer 
	Parameter g6 bound to: 6538 - type: integer 
	Parameter a16 bound to: -5482 - type: integer 
	Parameter a26 bound to: 3879 - type: integer 
	Parameter g7 bound to: 6538 - type: integer 
	Parameter a17 bound to: 1156 - type: integer 
	Parameter a27 bound to: 3597 - type: integer 
	Parameter b0 bound to: 1 - type: integer 
	Parameter b1 bound to: 0 - type: integer 
	Parameter b2 bound to: -1 - type: integer 
	Parameter movepoint bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seg_filter' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seg_filter' (1#1) [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'A2_top' (2#1) [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1071.324 ; gain = 240.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1071.324 ; gain = 240.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1071.324 ; gain = 240.508
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/constrs_1/imports/Desktop/timing.xdc]
Finished Parsing XDC File [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/constrs_1/imports/Desktop/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1207.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.473 ; gain = 376.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.473 ; gain = 376.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.473 ; gain = 376.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.473 ; gain = 376.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 23    
+---Multipliers : 
	                16x32  Multipliers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module A2_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
Module seg_filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
+---Multipliers : 
	                16x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
DSP Report: Generating DSP seg_filter7/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter7/mul_out[1]0 is absorbed into DSP seg_filter7/mul_out[1]0.
DSP Report: operator seg_filter7/mul_out[1]0 is absorbed into DSP seg_filter7/mul_out[1]0.
DSP Report: Generating DSP seg_filter7/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter7/mul_out[1]0 is absorbed into DSP seg_filter7/mul_out[1]0.
DSP Report: operator seg_filter7/mul_out[1]0 is absorbed into DSP seg_filter7/mul_out[1]0.
DSP Report: Generating DSP seg_filter7/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter7/mul_out[0]0 is absorbed into DSP seg_filter7/mul_out[0]0.
DSP Report: operator seg_filter7/mul_out[0]0 is absorbed into DSP seg_filter7/mul_out[0]0.
DSP Report: Generating DSP seg_filter7/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter7/mul_out[0]0 is absorbed into DSP seg_filter7/mul_out[0]0.
DSP Report: operator seg_filter7/mul_out[0]0 is absorbed into DSP seg_filter7/mul_out[0]0.
DSP Report: Generating DSP seg_filter6/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter6/mul_out[1]0 is absorbed into DSP seg_filter6/mul_out[1]0.
DSP Report: operator seg_filter6/mul_out[1]0 is absorbed into DSP seg_filter6/mul_out[1]0.
DSP Report: Generating DSP seg_filter6/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter6/mul_out[1]0 is absorbed into DSP seg_filter6/mul_out[1]0.
DSP Report: operator seg_filter6/mul_out[1]0 is absorbed into DSP seg_filter6/mul_out[1]0.
DSP Report: Generating DSP seg_filter6/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter6/mul_out[0]0 is absorbed into DSP seg_filter6/mul_out[0]0.
DSP Report: operator seg_filter6/mul_out[0]0 is absorbed into DSP seg_filter6/mul_out[0]0.
DSP Report: Generating DSP seg_filter6/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter6/mul_out[0]0 is absorbed into DSP seg_filter6/mul_out[0]0.
DSP Report: operator seg_filter6/mul_out[0]0 is absorbed into DSP seg_filter6/mul_out[0]0.
DSP Report: Generating DSP seg_filter5/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter5/mul_out[1]0 is absorbed into DSP seg_filter5/mul_out[1]0.
DSP Report: operator seg_filter5/mul_out[1]0 is absorbed into DSP seg_filter5/mul_out[1]0.
DSP Report: Generating DSP seg_filter5/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter5/mul_out[1]0 is absorbed into DSP seg_filter5/mul_out[1]0.
DSP Report: operator seg_filter5/mul_out[1]0 is absorbed into DSP seg_filter5/mul_out[1]0.
DSP Report: Generating DSP seg_filter5/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter5/mul_out[0]0 is absorbed into DSP seg_filter5/mul_out[0]0.
DSP Report: operator seg_filter5/mul_out[0]0 is absorbed into DSP seg_filter5/mul_out[0]0.
DSP Report: Generating DSP seg_filter5/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter5/mul_out[0]0 is absorbed into DSP seg_filter5/mul_out[0]0.
DSP Report: operator seg_filter5/mul_out[0]0 is absorbed into DSP seg_filter5/mul_out[0]0.
DSP Report: Generating DSP seg_filter4/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter4/mul_out[1]0 is absorbed into DSP seg_filter4/mul_out[1]0.
DSP Report: operator seg_filter4/mul_out[1]0 is absorbed into DSP seg_filter4/mul_out[1]0.
DSP Report: Generating DSP seg_filter4/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter4/mul_out[1]0 is absorbed into DSP seg_filter4/mul_out[1]0.
DSP Report: operator seg_filter4/mul_out[1]0 is absorbed into DSP seg_filter4/mul_out[1]0.
DSP Report: Generating DSP seg_filter4/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter4/mul_out[0]0 is absorbed into DSP seg_filter4/mul_out[0]0.
DSP Report: operator seg_filter4/mul_out[0]0 is absorbed into DSP seg_filter4/mul_out[0]0.
DSP Report: Generating DSP seg_filter4/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter4/mul_out[0]0 is absorbed into DSP seg_filter4/mul_out[0]0.
DSP Report: operator seg_filter4/mul_out[0]0 is absorbed into DSP seg_filter4/mul_out[0]0.
DSP Report: Generating DSP seg_filter3/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter3/mul_out[1]0 is absorbed into DSP seg_filter3/mul_out[1]0.
DSP Report: operator seg_filter3/mul_out[1]0 is absorbed into DSP seg_filter3/mul_out[1]0.
DSP Report: Generating DSP seg_filter3/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter3/mul_out[1]0 is absorbed into DSP seg_filter3/mul_out[1]0.
DSP Report: operator seg_filter3/mul_out[1]0 is absorbed into DSP seg_filter3/mul_out[1]0.
DSP Report: Generating DSP seg_filter3/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter3/mul_out[0]0 is absorbed into DSP seg_filter3/mul_out[0]0.
DSP Report: operator seg_filter3/mul_out[0]0 is absorbed into DSP seg_filter3/mul_out[0]0.
DSP Report: Generating DSP seg_filter3/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter3/mul_out[0]0 is absorbed into DSP seg_filter3/mul_out[0]0.
DSP Report: operator seg_filter3/mul_out[0]0 is absorbed into DSP seg_filter3/mul_out[0]0.
DSP Report: Generating DSP seg_filter2/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter2/mul_out[1]0 is absorbed into DSP seg_filter2/mul_out[1]0.
DSP Report: operator seg_filter2/mul_out[1]0 is absorbed into DSP seg_filter2/mul_out[1]0.
DSP Report: Generating DSP seg_filter2/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter2/mul_out[1]0 is absorbed into DSP seg_filter2/mul_out[1]0.
DSP Report: operator seg_filter2/mul_out[1]0 is absorbed into DSP seg_filter2/mul_out[1]0.
DSP Report: Generating DSP seg_filter2/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter2/mul_out[0]0 is absorbed into DSP seg_filter2/mul_out[0]0.
DSP Report: operator seg_filter2/mul_out[0]0 is absorbed into DSP seg_filter2/mul_out[0]0.
DSP Report: Generating DSP seg_filter2/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter2/mul_out[0]0 is absorbed into DSP seg_filter2/mul_out[0]0.
DSP Report: operator seg_filter2/mul_out[0]0 is absorbed into DSP seg_filter2/mul_out[0]0.
DSP Report: Generating DSP seg_filter1/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter1/mul_out[1]0 is absorbed into DSP seg_filter1/mul_out[1]0.
DSP Report: operator seg_filter1/mul_out[1]0 is absorbed into DSP seg_filter1/mul_out[1]0.
DSP Report: Generating DSP seg_filter1/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter1/mul_out[1]0 is absorbed into DSP seg_filter1/mul_out[1]0.
DSP Report: operator seg_filter1/mul_out[1]0 is absorbed into DSP seg_filter1/mul_out[1]0.
DSP Report: Generating DSP seg_filter1/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter1/mul_out[0]0 is absorbed into DSP seg_filter1/mul_out[0]0.
DSP Report: operator seg_filter1/mul_out[0]0 is absorbed into DSP seg_filter1/mul_out[0]0.
DSP Report: Generating DSP seg_filter1/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter1/mul_out[0]0 is absorbed into DSP seg_filter1/mul_out[0]0.
DSP Report: operator seg_filter1/mul_out[0]0 is absorbed into DSP seg_filter1/mul_out[0]0.
DSP Report: Generating DSP seg_filter0/mul_out[1]0, operation Mode is: A*B.
DSP Report: operator seg_filter0/mul_out[1]0 is absorbed into DSP seg_filter0/mul_out[1]0.
DSP Report: operator seg_filter0/mul_out[1]0 is absorbed into DSP seg_filter0/mul_out[1]0.
DSP Report: Generating DSP seg_filter0/mul_out[1]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter0/mul_out[1]0 is absorbed into DSP seg_filter0/mul_out[1]0.
DSP Report: operator seg_filter0/mul_out[1]0 is absorbed into DSP seg_filter0/mul_out[1]0.
DSP Report: Generating DSP seg_filter0/mul_out[0]0, operation Mode is: A*B.
DSP Report: operator seg_filter0/mul_out[0]0 is absorbed into DSP seg_filter0/mul_out[0]0.
DSP Report: operator seg_filter0/mul_out[0]0 is absorbed into DSP seg_filter0/mul_out[0]0.
DSP Report: Generating DSP seg_filter0/mul_out[0]0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator seg_filter0/mul_out[0]0 is absorbed into DSP seg_filter0/mul_out[0]0.
DSP Report: operator seg_filter0/mul_out[0]0 is absorbed into DSP seg_filter0/mul_out[0]0.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x2070).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x2070).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1ca8).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1ca7).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1a83).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x1a83).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x198a).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP seg_in[7]0, operation Mode is: A*(B:0x198a).
DSP Report: operator seg_in[7]0 is absorbed into DSP seg_in[7]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.473 ; gain = 376.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x2070)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x2070)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x1ca8)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x1ca7)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x1a83)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x1a83)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x198a)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|A2_top      | A*(B:0x198a)   | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:130]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1216.160 ; gain = 385.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1234.832 ; gain = 404.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:35]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v:19]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:36]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:41]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:77]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:113]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:130]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1240.020 ; gain = 409.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    96|
|3     |DSP48E1 |    40|
|4     |LUT1    |   121|
|5     |LUT2    |   128|
|6     |LUT3    |   120|
|7     |LUT4    |   112|
|8     |LUT6    |     8|
|9     |FDCE    |   368|
|10    |IBUF    |    18|
|11    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  1028|
|2     |  seg_filter0 |seg_filter   |   110|
|3     |  seg_filter1 |seg_filter_0 |   109|
|4     |  seg_filter2 |seg_filter_1 |   109|
|5     |  seg_filter3 |seg_filter_2 |   109|
|6     |  seg_filter4 |seg_filter_3 |   109|
|7     |  seg_filter5 |seg_filter_4 |   109|
|8     |  seg_filter6 |seg_filter_5 |   109|
|9     |  seg_filter7 |seg_filter_6 |   109|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1253.840 ; gain = 286.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1253.840 ; gain = 423.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1274.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1274.805 ; gain = 922.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.runs/synth_1/A2_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file A2_top_utilization_synth.rpt -pb A2_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 13:55:59 2022...
