// Seed: 1040941159
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri id_10,
    input tri0 id_11
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    input tri id_4
);
  id_6(
      .id_0(1'b0), .id_1(id_4 < 1)
  ); module_0(
      id_2, id_0, id_0, id_1, id_0, id_3, id_4, id_3, id_4, id_0, id_3, id_0
  );
  assign id_2 = 1;
  or (id_1, id_0, id_6, id_4);
endmodule
