library IEEE;
use IEEE.Std_Logic_1164.all;

entity Sequencer is port 
	(
		clock: in std_logic;
		enter: in std_logic;
		reset: in std_logic;
		
		hexSeq: out std_logic_vector(3 downto 0)
	);
	
architecture changeSequence of Sequencer is 
type STATES is (S0, S1);
signal EA: STATES;
signal Counter: std_logic_vector(3 downto 0);

begin 
		P1: process(enter, reset, clock)
		begin 
			if reset = '1' then 
				EA <= S0;
			elsif clock'event and clock = '1' and enter = '1' then 
				EA <= S1;
			end if;
			
		end process;
		
		P2: process(EA)
		begin 
			case EA is 
					when S0 => 
						Counter <= "00000";
					when S1 =>
						Counter <= Counter + '1';
						hexSeq  <= Counter;
			end case;
		end process;
end changeSequence;