<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb_builder.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb_builder
    <br/>
    Created: Apr 26, 2004
    <br/>
    Updated: Oct  3, 2014
    <br/>
    SVN Updated: Mar 20, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_To do">
    <h2>
     
     
     To do
    </h2>
    <p id="p_To do">
     - add verilog output
    </p>
   </div>
   <div id="d_Known errors">
    <h2>
     
     
     Known errors
    </h2>
    <p id="p_Known errors">
     - when data bus size is 8 bits the script generates wishbone sel signals which are of no use
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - GUI for easy startup
     <br/>
     - supports both shared bus and csorrbarswitch topology
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - design tested in HDL simulator and in FPGA (ALTERA C12)
     <br/>
     - current design only support VHDL output
     <br/>
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The intention is to provide an easy way to create and change a system based on the WISHBONE bus. The user shall be able to try different configurations to achieve an area/performance optimized design.
     <br/>
     WISHBONE builder is a script which generates a wishbone interconnect matrix in HDL. The user defines the functionallity of the wishbone bus in a text file or via a GUI. The tools then generates the HDL implementation.
     <br/>
     The core supports both shared bus and crossbar switch implementations.
     <br/>
     To run the WISHBONE builder you must have installed PERL. A windows executable can be found at
     
      http://www.activestate.com/.
     
     In Linux PERL is usually installed with the system. The GUI uses a PERL module called Tk. Tk can be found at CPAN,
     
      http://www.cpan.org/.
     
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
