Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 07:36:54 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_debouncer_timing_summary_routed.rpt -pb top_module_debouncer_timing_summary_routed.pb -rpx top_module_debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_debouncer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 39 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.378        0.000                      0                   74        0.036        0.000                      0                   74        2.633        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.378        0.000                      0                   74        0.263        0.000                      0                   74       49.500        0.000                       0                    41  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.394        0.000                      0                   74        0.263        0.000                      0                   74       49.500        0.000                       0                    41  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.378        0.000                      0                   74        0.036        0.000                      0                   74  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.378        0.000                      0                   74        0.036        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/ff1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.463%)  route 2.940ns (73.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[15]/Q
                         net (fo=3, routed)           1.102    -0.757    db2/nolabel_line57/counter_reg[15]
    SLICE_X87Y56         LUT4 (Prop_lut4_I0_O)        0.124    -0.633 f  db2/nolabel_line57/Q_i_7/O
                         net (fo=2, routed)           0.818     0.185    db2/nolabel_line57/Q_i_7_n_0
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.152     0.337 f  db2/nolabel_line57/Q_i_3/O
                         net (fo=1, routed)           0.405     0.742    db2/nolabel_line57/Q_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.326     1.068 r  db2/nolabel_line57/Q_i_1/O
                         net (fo=1, routed)           0.615     1.683    db2/ff1/slow_clk_en
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/ff1/CLK_10MHZ
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X87Y56         FDRE (Setup_fdre_C_CE)      -0.205    97.232    db2/ff1/Q_reg
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT3 (Prop_lut3_I1_O)        0.043    -0.110 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[2]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.133    -0.372    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.043    -0.110 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[1]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131    -0.374    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    c1/p_0_in[0]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120    -0.385    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[8]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.233    db2/nolabel_line57/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.122 r  db2/nolabel_line57/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    db2/nolabel_line57/counter_reg[20]_i_1_n_5
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[2]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[0]_i_2_n_5
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[18]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[16]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[26]
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[24]_i_1_n_5
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.231    db2/nolabel_line57/counter_reg[6]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  db2/nolabel_line57/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    db2/nolabel_line57/counter_reg[4]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[14]/Q
                         net (fo=3, routed)           0.144    -0.220    db2/nolabel_line57/counter_reg[14]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  db2/nolabel_line57/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    db2/nolabel_line57/counter_reg[12]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.394ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.019    db2/nolabel_line57/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.019    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.394    

Slack (MET) :             95.394ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.019    db2/nolabel_line57/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         97.019    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.394    

Slack (MET) :             95.394ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.211    97.448    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.019    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         97.019    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.394    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.211    97.449    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.020    db2/nolabel_line57/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.211    97.449    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.020    db2/nolabel_line57/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.211    97.449    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.020    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.533ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.211    97.449    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.020    db2/nolabel_line57/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.020    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.533    

Slack (MET) :             95.564ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/ff1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.463%)  route 2.940ns (73.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[15]/Q
                         net (fo=3, routed)           1.102    -0.757    db2/nolabel_line57/counter_reg[15]
    SLICE_X87Y56         LUT4 (Prop_lut4_I0_O)        0.124    -0.633 f  db2/nolabel_line57/Q_i_7/O
                         net (fo=2, routed)           0.818     0.185    db2/nolabel_line57/Q_i_7_n_0
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.152     0.337 f  db2/nolabel_line57/Q_i_3/O
                         net (fo=1, routed)           0.405     0.742    db2/nolabel_line57/Q_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.326     1.068 r  db2/nolabel_line57/Q_i_1/O
                         net (fo=1, routed)           0.615     1.683    db2/ff1/slow_clk_en
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/ff1/CLK_10MHZ
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.211    97.453    
    SLICE_X87Y56         FDRE (Setup_fdre_C_CE)      -0.205    97.248    db2/ff1/Q_reg
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                 95.564    

Slack (MET) :             95.623ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.021    db2/nolabel_line57/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.623    

Slack (MET) :             95.623ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.021    db2/nolabel_line57/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.021    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT3 (Prop_lut3_I1_O)        0.043    -0.110 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[2]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.133    -0.372    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.043    -0.110 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[1]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131    -0.374    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    c1/p_0_in[0]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120    -0.385    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[8]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.233    db2/nolabel_line57/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.122 r  db2/nolabel_line57/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    db2/nolabel_line57/counter_reg[20]_i_1_n_5
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[2]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[0]_i_2_n_5
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[18]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[16]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[26]
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[24]_i_1_n_5
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.105    -0.401    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.231    db2/nolabel_line57/counter_reg[6]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  db2/nolabel_line57/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    db2/nolabel_line57/counter_reg[4]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[14]/Q
                         net (fo=3, routed)           0.144    -0.220    db2/nolabel_line57/counter_reg[14]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  db2/nolabel_line57/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    db2/nolabel_line57/counter_reg[12]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105    -0.400    db2/nolabel_line57/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X88Y55    c1/conta_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y55    c1/conta_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/ff1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.463%)  route 2.940ns (73.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[15]/Q
                         net (fo=3, routed)           1.102    -0.757    db2/nolabel_line57/counter_reg[15]
    SLICE_X87Y56         LUT4 (Prop_lut4_I0_O)        0.124    -0.633 f  db2/nolabel_line57/Q_i_7/O
                         net (fo=2, routed)           0.818     0.185    db2/nolabel_line57/Q_i_7_n_0
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.152     0.337 f  db2/nolabel_line57/Q_i_3/O
                         net (fo=1, routed)           0.405     0.742    db2/nolabel_line57/Q_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.326     1.068 r  db2/nolabel_line57/Q_i_1/O
                         net (fo=1, routed)           0.615     1.683    db2/ff1/slow_clk_en
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/ff1/CLK_10MHZ
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X87Y56         FDRE (Setup_fdre_C_CE)      -0.205    97.232    db2/ff1/Q_reg
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT3 (Prop_lut3_I1_O)        0.043    -0.110 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[2]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.133    -0.146    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.043    -0.110 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[1]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131    -0.148    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    c1/p_0_in[0]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120    -0.159    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[8]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.233    db2/nolabel_line57/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.122 r  db2/nolabel_line57/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    db2/nolabel_line57/counter_reg[20]_i_1_n_5
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[2]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[0]_i_2_n_5
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[18]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[16]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[26]
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[24]_i_1_n_5
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.231    db2/nolabel_line57/counter_reg[6]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  db2/nolabel_line57/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    db2/nolabel_line57/counter_reg[4]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[14]/Q
                         net (fo=3, routed)           0.144    -0.220    db2/nolabel_line57/counter_reg[14]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  db2/nolabel_line57/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    db2/nolabel_line57/counter_reg[12]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[24]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[25]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.378ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.828ns (21.018%)  route 3.112ns (78.982%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.928ns = ( 98.072 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.895     1.625    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.610    98.072    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.414    97.658    
                         clock uncertainty           -0.226    97.432    
    SLICE_X86Y59         FDRE (Setup_fdre_C_R)       -0.429    97.003    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         97.003    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 95.378    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[20]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[21]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.518ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.757     1.486    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.611    98.073    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[23]/C
                         clock pessimism             -0.414    97.659    
                         clock uncertainty           -0.226    97.433    
    SLICE_X86Y58         FDRE (Setup_fdre_C_R)       -0.429    97.004    db2/nolabel_line57/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.004    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                 95.518    

Slack (MET) :             95.549ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/ff1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.463%)  route 2.940ns (73.537%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[15]/Q
                         net (fo=3, routed)           1.102    -0.757    db2/nolabel_line57/counter_reg[15]
    SLICE_X87Y56         LUT4 (Prop_lut4_I0_O)        0.124    -0.633 f  db2/nolabel_line57/Q_i_7/O
                         net (fo=2, routed)           0.818     0.185    db2/nolabel_line57/Q_i_7_n_0
    SLICE_X87Y55         LUT5 (Prop_lut5_I4_O)        0.152     0.337 f  db2/nolabel_line57/Q_i_3/O
                         net (fo=1, routed)           0.405     0.742    db2/nolabel_line57/Q_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.326     1.068 r  db2/nolabel_line57/Q_i_1/O
                         net (fo=1, routed)           0.615     1.683    db2/ff1/slow_clk_en
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/ff1/CLK_10MHZ
    SLICE_X87Y56         FDRE                                         r  db2/ff1/Q_reg/C
                         clock pessimism             -0.411    97.663    
                         clock uncertainty           -0.226    97.437    
    SLICE_X87Y56         FDRE (Setup_fdre_C_CE)      -0.205    97.232    db2/ff1/Q_reg
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                 95.549    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[0]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    

Slack (MET) :             95.607ns  (required time - arrival time)
  Source:                 db2/nolabel_line57/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.301%)  route 2.885ns (77.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.732    -2.315    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  db2/nolabel_line57/counter_reg[4]/Q
                         net (fo=3, routed)           1.247    -0.612    db2/nolabel_line57/counter_reg[4]
    SLICE_X87Y55         LUT3 (Prop_lut3_I2_O)        0.124    -0.488 r  db2/nolabel_line57/counter[0]_i_5/O
                         net (fo=2, routed)           0.819     0.331    db2/nolabel_line57/counter[0]_i_5_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.124     0.455 f  db2/nolabel_line57/counter[0]_i_3/O
                         net (fo=1, routed)           0.151     0.606    db2/nolabel_line57/counter[0]_i_3_n_0
    SLICE_X87Y56         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  db2/nolabel_line57/counter[0]_i_1/O
                         net (fo=27, routed)          0.668     1.398    db2/nolabel_line57/counter[0]_i_1_n_0
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          1.612    98.074    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[1]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X86Y53         FDRE (Setup_fdre_C_R)       -0.429    97.005    db2/nolabel_line57/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.005    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                 95.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT3 (Prop_lut3_I1_O)        0.043    -0.110 r  c1/conta[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[2]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.133    -0.146    c1/conta_reg[2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.043    -0.110 r  c1/conta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    c1/p_0_in[1]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131    -0.148    c1/conta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 c1/conta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/conta_reg[0]/Q
                         net (fo=8, routed)           0.189    -0.153    c1/Q[0]
    SLICE_X88Y55         LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  c1/conta[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    c1/p_0_in[0]
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/conta_reg[0]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120    -0.159    c1/conta_reg[0]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[10]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[8]_i_1_n_5
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y55         FDRE                                         r  db2/nolabel_line57/counter_reg[10]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.233    db2/nolabel_line57/counter_reg[22]
    SLICE_X86Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.122 r  db2/nolabel_line57/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.122    db2/nolabel_line57/counter_reg[20]_i_1_n_5
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y58         FDRE                                         r  db2/nolabel_line57/counter_reg[22]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.232    db2/nolabel_line57/counter_reg[2]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[0]_i_2_n_5
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y53         FDRE                                         r  db2/nolabel_line57/counter_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[18]
    SLICE_X86Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[16]_i_1_n_5
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y57         FDRE                                         r  db2/nolabel_line57/counter_reg[18]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y57         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.606    -0.506    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  db2/nolabel_line57/counter_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.232    db2/nolabel_line57/counter_reg[26]
    SLICE_X86Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.121 r  db2/nolabel_line57/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.121    db2/nolabel_line57/counter_reg[24]_i_1_n_5
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.878    -0.274    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y59         FDRE                                         r  db2/nolabel_line57/counter_reg[26]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.105    -0.175    db2/nolabel_line57/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.231    db2/nolabel_line57/counter_reg[6]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.120 r  db2/nolabel_line57/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    db2/nolabel_line57/counter_reg[4]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y54         FDRE                                         r  db2/nolabel_line57/counter_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db2/nolabel_line57/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            db2/nolabel_line57/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.607    -0.505    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  db2/nolabel_line57/counter_reg[14]/Q
                         net (fo=3, routed)           0.144    -0.220    db2/nolabel_line57/counter_reg[14]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  db2/nolabel_line57/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    db2/nolabel_line57/counter_reg[12]_i_1_n_5
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=39, routed)          0.879    -0.273    db2/nolabel_line57/CLK_10MHZ
    SLICE_X86Y56         FDRE                                         r  db2/nolabel_line57/counter_reg[14]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105    -0.174    db2/nolabel_line57/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.065    





