{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:25 2017 " "Info: Processing started: Mon Nov 13 10:07:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "T_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_ff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_ff_d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ms_ff_d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MS_ff_d_latch " "Info: Found entity 1: MS_ff_d_latch" {  } { { "MS_ff_d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/MS_ff_d_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1_lach.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d1_lach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D1_lach-Struct " "Info: Found design unit 1: D1_lach-Struct" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D1_lach " "Info: Found entity 1: D1_lach" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_D_ff-Struct " "Info: Found design unit 1: Positive_D_ff-Struct" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_D_ff " "Info: Found entity 1: Positive_D_ff" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file negative_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Negative_D_ff-Struct " "Info: Found design unit 1: Negative_D_ff-Struct" {  } { { "Negative_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Negative_D_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Negative_D_ff " "Info: Found entity 1: Negative_D_ff" {  } { { "Negative_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Negative_D_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_latch-Struct " "Info: Found design unit 1: SR_latch-Struct" {  } { { "SR_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/SR_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_latch " "Info: Found entity 1: SR_latch" {  } { { "SR_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_ff-Struct " "Info: Found design unit 1: JK_ff-Struct" {  } { { "JK_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/JK_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_ff " "Info: Found entity 1: JK_ff" {  } { { "JK_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/JK_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_f_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_f_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_f_f-Struct " "Info: Found design unit 1: T_f_f-Struct" {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_f_f " "Info: Found entity 1: T_f_f" {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "T_f_f " "Info: Elaborating entity \"T_f_f\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_D_ff Positive_D_ff:MS_D_ff0 " "Info: Elaborating entity \"Positive_D_ff\" for hierarchy \"Positive_D_ff:MS_D_ff0\"" {  } { { "T_f_f.vhd" "MS_D_ff0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_notq Positive_D_ff.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at Positive_D_ff.vhd(17): object \"s_notq\" assigned a value but never read" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1_lach Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0 " "Info: Elaborating entity \"D1_lach\" for hierarchy \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\"" {  } { { "Positive_D_ff.vhd" "MS_D_ff0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D1_lach.vhd(12) " "Warning (10631): VHDL Process Statement warning at D1_lach.vhd(12): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D1_lach.vhd(12) " "Warning (10631): VHDL Process Statement warning at D1_lach.vhd(12): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D1_lach.vhd(12) " "Info (10041): Inferred latch for \"notQ\" at D1_lach.vhd(12)" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D1_lach.vhd(12) " "Info (10041): Inferred latch for \"Q\" at D1_lach.vhd(12)" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:27 2017 " "Info: Processing ended: Mon Nov 13 10:07:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
