(edif orgate_cout
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2023 12 22 20 30 10)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell pre_io (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port (array (rename cbit "cbit[5:0]") 6) (direction INPUT))
           (port hold (direction INPUT))
           (port rstio (direction INPUT))
           (port bs_en (direction INPUT))
           (port shift (direction INPUT))
           (port tclk (direction INPUT))
           (port inclk (direction INPUT))
           (port outclk (direction INPUT))
           (port update (direction INPUT))
           (port oepin (direction INPUT))
           (port sdi (direction INPUT))
           (port mode (direction INPUT))
           (port hiz_b (direction INPUT))
           (port sdo (direction OUTPUT))
           (port dout1 (direction OUTPUT))
           (port dout0 (direction OUTPUT))
           (port ddr1 (direction INPUT))
           (port ddr0 (direction INPUT))
           (port padin (direction INPUT))
           (port padout (direction OUTPUT))
           (port padoen (direction OUTPUT))
         )
       )
    )
    (cell SB_IO (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port PACKAGE_PIN (direction INOUT))
           (port LATCH_INPUT_VALUE (direction INPUT))
           (port CLOCK_ENABLE (direction INPUT))
           (port INPUT_CLK (direction INPUT))
           (port OUTPUT_CLK (direction INPUT))
           (port OUTPUT_ENABLE (direction INPUT))
           (port D_OUT_1 (direction INPUT))
           (port D_OUT_0 (direction INPUT))
           (port D_IN_1 (direction OUTPUT))
           (port D_IN_0 (direction OUTPUT))
         )
       )
    )
    (cell SB_LUT4 (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port I0 (direction INPUT))
           (port I1 (direction INPUT))
           (port I2 (direction INPUT))
           (port I3 (direction INPUT))
           (port O (direction OUTPUT))
         )
        (property xc_map (string "lut"))
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell orgate_cout (cellType GENERIC)
       (view verilog (viewType NETLIST)
         (interface
           (port a (direction INPUT))
           (port b (direction INPUT))
           (port c (direction INPUT))
           (port f (direction OUTPUT))
         )
         (contents
          (instance f_obuf_RNO (viewRef PRIM (cellRef SB_LUT4 (libraryRef sb_ice)))
           (property LUT_INIT (string "FEFE"))
          )
          (instance a_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance b_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance c_ibuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "000001"))
          )
          (instance f_obuf (viewRef PRIM (cellRef SB_IO (libraryRef sb_ice)))
           (property NEG_TRIGGER (string "0"))
           (property PIN_TYPE (string "011001"))
          )
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net (rename GNDZ0 "GND") (joined
           (portRef Y (instanceRef GND))
          ))
          (net (rename VCCZ0 "VCC") (joined
           (portRef Y (instanceRef VCC))
          ))
          (net a_c (joined
           (portRef D_IN_0 (instanceRef a_ibuf))
           (portRef I0 (instanceRef f_obuf_RNO))
          ))
          (net a (joined
           (portRef PACKAGE_PIN (instanceRef a_ibuf))
           (portRef a)
          ))
          (net b_c (joined
           (portRef D_IN_0 (instanceRef b_ibuf))
           (portRef I1 (instanceRef f_obuf_RNO))
          ))
          (net b (joined
           (portRef PACKAGE_PIN (instanceRef b_ibuf))
           (portRef b)
          ))
          (net c_c (joined
           (portRef D_IN_0 (instanceRef c_ibuf))
           (portRef I2 (instanceRef f_obuf_RNO))
          ))
          (net c (joined
           (portRef PACKAGE_PIN (instanceRef c_ibuf))
           (portRef c)
          ))
          (net f (joined
           (portRef PACKAGE_PIN (instanceRef f_obuf))
           (portRef f)
          ))
          (net f_0_i (joined
           (portRef O (instanceRef f_obuf_RNO))
           (portRef D_OUT_0 (instanceRef f_obuf))
          ))
         )
        (property orig_inst_of (string "orgate_cout"))
       )
    )
  )
  (design orgate_cout (cellRef orgate_cout (libraryRef work))
	(property PART (string "ice40hx1ktq144") (owner "Lattice")))
)
