{"context": "\n\u52d5\u4f5c\u74b0\u5883\nPetaLinux 2014.2\nVivado v2014.2\nMicroZed\n\n\n2014\u5e74\u306e\u30e1\u30e2\u3088\u308a\u3002\n\n\u95a2\u9023\u8cc7\u6599\n\n\nug585 (\u65e5\u672c\u8a9e\u7248) \u2013 Chapter 6\u304c\u95a2\u4fc2\u3059\u308b \n\n\n\u88686-5 : \u30d6\u30fc\u30c8\u30d8\u30c3\u30c0\u30fc\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\n\n\n0x04C..0x09C : User Defined (84\u30d0\u30a4\u30c8)\n\n\n6.1.8 PL Programming Paths\n\n\nJTAG Path / PCAP Path / ICAP Path\n\n\nICAP Path : Rarely used method to re-configure the PL\n\n\n\n\n6.3.9 Boot Header Search\n\n\n...0x584C4E58...\n\n\n\n\n\nzynq-boot\u306epython\u5b9f\u88c5 \u2014 \u30a2\u30c9\u30ec\u30b9\u306e\u60c5\u5831\u304c\u53c2\u8003\u306b\u306a\u308b\u304b\u3082 ( image[waddr]=0x584c4e58 # offset 0x24, XLNX )\u306a\u3069\n\nXAPP1159 \u2013 PCAP\u3092\u4f7f\u3063\u3066\u306ePartial Reconfiguration >> Partial Reconfiguration\u3067\u306a\u304fFull Reconfiguration\u3092\u884c\u3044\u305f\u3044\n\nXAPP583 > Using a Microprocessor to Configure 7 Series FPGAs via Slave Serial or Slave SelectMAP Mode\n\n\nendian\u5165\u66ff\u306e\u56f3 Bit-Swapping / Slave Serial / Slave SelectMAP mode\nBit-Swapping\u306f.bit\u3068.bin\u306e\u9055\u3044\u3067\u306f\u306a\u3044\u3088\u3046\u3060\n\n\n\n7 Series FPGAs Configuration\n\nXAPP583\u306b\u300cSee 7 Series FPGAs Configuration User Guide for the details of the bitstream composition.\u300d\u3068\u3044\u3046\u8a18\u8f09\u3042\u308a\n\n\n\n(\u88dc\u8db3 2017/02/22)\n\u30ea\u30f3\u30af\u5207\u308c\u304c\u898b\u3089\u308c\u308b\u3002\n\u3053\u3061\u3089\u304c\u79fb\u884c\u5148\u306e\u3088\u3046\u3060\u3002\nhttps://github.com/mathworks/xilinx-uboot/blob/master/tools/zynq-boot-bin.py\n\nXilinx Tool Formats\n@xapp583 > Table 3: Xilinx Tool Formats\n\n\n\nFile Extension\nDescription\n\n\n\n\n.bit\nBinary file containing header information that should not be downloaded to the FPGA\n\n\n.rbt\nASCII file containing a text header and ASCII 1s and 0s\n\n\n.bin\nBinary file containing no header information\n\n\n.mcs\nASCII PROM formats containing address as well as checksum information\n\n\n.hex\nASCII PROM format only containing data\n\n\n\n```txt:\u52d5\u4f5c\u74b0\u5883\nPetaLinux 2014.2\nVivado v2014.2\nMicroZed\n```\n\n2014\u5e74\u306e\u30e1\u30e2\u3088\u308a\u3002\n\n### \u95a2\u9023\u8cc7\u6599\n\n- [ug585 (\u65e5\u672c\u8a9e\u7248)](http://japan.xilinx.com/support/documentation/user_guides/j_ug585-Zynq-7000-TRM.pdf) \u2013 Chapter 6\u304c\u95a2\u4fc2\u3059\u308b \n  - \u88686-5 : \u30d6\u30fc\u30c8\u30d8\u30c3\u30c0\u30fc\u306e\u30d1\u30e9\u30e1\u30fc\u30bf\n     - 0x04C..0x09C : User Defined (84\u30d0\u30a4\u30c8)\n  - 6.1.8 PL Programming Paths\n     - JTAG Path / PCAP Path / ICAP Path\n         - ICAP Path : Rarely used method to re-configure the PL\n  - 6.3.9 Boot Header Search\n     - ...**0x584C4E58**...\n- [zynq-boot\u306epython\u5b9f\u88c5](https://github.com/Xilinx/u-boot-xlnx/blob/master/tools/zynq-boot-bin.py) \u2014 \u30a2\u30c9\u30ec\u30b9\u306e\u60c5\u5831\u304c\u53c2\u8003\u306b\u306a\u308b\u304b\u3082 ( image[waddr]=**0x584c4e58** # offset 0x24, XLNX )\u306a\u3069\n- [XAPP1159](https://www.xilinx.com/support/documentation/application_notes/xapp1159-partial-reconfig-hw-accelerator-zynq-7000.pdf) \u2013 PCAP\u3092\u4f7f\u3063\u3066\u306ePartial Reconfiguration >> Partial Reconfiguration\u3067\u306a\u304fFull Reconfiguration\u3092\u884c\u3044\u305f\u3044\n- [XAPP583 > Using a Microprocessor to Configure 7 Series FPGAs via Slave Serial or Slave SelectMAP Mode](https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf)\n    - ~~endian\u5165\u66ff\u306e\u56f3~~ Bit-Swapping / Slave Serial / Slave SelectMAP mode\n    - Bit-Swapping\u306f.bit\u3068.bin\u306e\u9055\u3044\u3067\u306f\u306a\u3044\u3088\u3046\u3060\n- [7 Series FPGAs Configuration](https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf)\n    - XAPP583\u306b\u300cSee **7 Series FPGAs Configuration User Guide** for the details of the bitstream composition.\u300d\u3068\u3044\u3046\u8a18\u8f09\u3042\u308a\n\n(\u88dc\u8db3 2017/02/22)\n\u30ea\u30f3\u30af\u5207\u308c\u304c\u898b\u3089\u308c\u308b\u3002\n\u3053\u3061\u3089\u304c\u79fb\u884c\u5148\u306e\u3088\u3046\u3060\u3002\nhttps://github.com/mathworks/xilinx-uboot/blob/master/tools/zynq-boot-bin.py\n\n\n### Xilinx Tool Formats\n\n@xapp583 > Table 3: Xilinx Tool Formats\n\n| File Extension | Description |\n|:-:|:-:|\n| .bit | Binary file containing header information that should not be downloaded to the FPGA |\n| .rbt | ASCII file containing a text header and ASCII 1s and 0s |\n| .bin | Binary file containing no header information |\n| .mcs | ASCII PROM formats containing address as well as checksum information |\n| .hex | ASCII PROM format only containing data |\n\n\n", "tags": ["zynq"]}