read -sv run_verilog_mid/adder_32b_19_72_3337340ce80b434ef78f4aac079d3885.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_72_3337340ce80b434ef78f4aac079d3885_yosys.v
