<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="4ddr-xpr-2pr" featureRomTime="0">
    <version major="4" minor="0"/>
    <description>Vivado generated DSA</description>
    <board name="amazon:minotaur-vu9p-f1:1.0" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor>0x1d0f</vendor>
        <device>0x1042</device>
        <subsystem>0x0000</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="36">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="250MHz" numComputeUnits="16">
        <kernel name="Filter2DKernel" language="c" vlnv="xilinx.com:hls:Filter2DKernel:1.0" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="true">
          <module name="Filter2DKernel">
            <module name="Filter2D" instName="Filter2D_U0">
              <rtlPort name="m_axi_srcCoeffs_AWVALID" object="srcCoeffs" protocol="m_axi"/>
              <rtlPort name="srcCoeffs_offset_dout" object="srcCoeffs_offset" protocol="ap_fifo"/>
              <rtlPort name="srcImg_V_dout" object="srcImg_V" protocol="ap_fifo"/>
              <rtlPort name="width_dout" object="width" protocol="ap_fifo"/>
              <rtlPort name="height_dout" object="height" protocol="ap_fifo"/>
              <rtlPort name="dstImg_V_din" object="dstImg_V" protocol="ap_fifo"/>
              <rtlPort name="width_out_din" object="width_out" protocol="ap_fifo"/>
              <rtlPort name="height_out_din" object="height_out" protocol="ap_fifo"/>
            </module>
            <module name="PixelStream2AXIBursts" instName="PixelStream2AXIBursts_U0">
              <rtlPort name="stream_V_dout" object="stream_V" protocol="ap_fifo"/>
              <rtlPort name="width_dout" object="width" protocol="ap_fifo"/>
              <rtlPort name="height_dout" object="height" protocol="ap_fifo"/>
              <rtlPort name="stride_dout" object="stride" protocol="ap_fifo"/>
              <rtlPort name="m_axi_aximm_V_AWVALID" object="aximm_V" protocol="m_axi"/>
              <rtlPort name="aximm_V_offset_dout" object="aximm_V_offset" protocol="ap_fifo"/>
            </module>
            <module name="AXIBursts2PixelStream8" instName="AXIBursts2PixelStream8_U0">
              <rtlPort name="m_axi_axi_V_AWVALID" object="axi_V" protocol="m_axi"/>
              <rtlPort name="axi_V_offset" object="axi_V_offset" protocol="ap_none"/>
              <rtlPort name="width" object="width" protocol="ap_none"/>
              <rtlPort name="height" object="height" protocol="ap_none"/>
              <rtlPort name="stride" object="stride" protocol="ap_none"/>
              <rtlPort name="stream_V_din" object="stream_V" protocol="ap_fifo"/>
              <rtlPort name="width_out_din" object="width_out" protocol="ap_fifo"/>
              <rtlPort name="height_out_din" object="height_out" protocol="ap_fifo"/>
              <rtlPort name="stride_out_din" object="stride_out" protocol="ap_fifo"/>
              <rtlPort name="coeffs" object="coeffs" protocol="ap_none"/>
              <rtlPort name="dst_V" object="dst_V" protocol="ap_none"/>
              <rtlPort name="coeffs_out_din" object="coeffs_out" protocol="ap_fifo"/>
              <rtlPort name="dst_V_out_din" object="dst_V_out" protocol="ap_fifo"/>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="coeffs" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
          <arg name="src" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;256>*"/>
          <arg name="width" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="uint"/>
          <arg name="height" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="uint"/>
          <arg name="stride" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="uint"/>
          <arg name="dst" addressQualifier="1" id="5" port="M_AXI_GMEM1" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;256>*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="Filter2DKernel_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <connection srcType="kernel" srcInst="Filter2DKernel_1" srcPort="M_AXI_GMEM0" dstType="core" dstInst="OCL_REGION_0" dstPort="M00_AXI"/>
        <connection srcType="kernel" srcInst="Filter2DKernel_1" srcPort="M_AXI_GMEM1" dstType="core" dstInst="OCL_REGION_0" dstPort="M00_AXI"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="Filter2DKernel_1" dstPort="S_AXI_CONTROL"/>
      </core>
    </device>
  </platform>
</project>
