Analysis & Synthesis report for MBE_dadda_mult_9x9
Sun Dec 03 19:31:08 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: MBE:MBE_unit
 11. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell
 12. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|mux_mbe:LUT
 13. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|shift_n:shiftREG
 14. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell
 15. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|mux_mbe:LUT
 16. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|shift_n:shiftREG
 17. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell
 18. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|mux_mbe:LUT
 19. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|shift_n:shiftREG
 20. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell
 21. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|mux_mbe:LUT
 22. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|shift_n:shiftREG
 23. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell
 24. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|mux_mbe:LUT
 25. Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|shift_n:shiftREG
 26. Port Connectivity Checks: "dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level1to0:17:level1to0_ha_mid_cond:level1to0_ha"
 27. Port Connectivity Checks: "dadda_tree_18x6_NoExt:dadda_tree"
 28. Port Connectivity Checks: "MBE:MBE_unit|cell:\Cells_gen:1:Single_cell"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 03 19:31:08 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; MBE_dadda_mult_9x9                          ;
; Top-level Entity Name           ; MBE_dadda_mult_9x9                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MBE_dadda_mult_9x9 ; MBE_dadda_mult_9x9 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; shift_n.vhd                      ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/shift_n.vhd               ;         ;
; mux_mbe.vhd                      ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/mux_mbe.vhd               ;         ;
; MBE.vhd                          ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd                   ;         ;
; halfadd.vhd                      ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/halfadd.vhd               ;         ;
; fulladd.vhd                      ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/fulladd.vhd               ;         ;
; compressor_53.vhd                ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/compressor_53.vhd         ;         ;
; cell.vhd                         ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd                  ;         ;
; MBE_dadda_mult_9x9.vhd           ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd    ;         ;
; dadda_tree_18x6_NoExt.vhd        ; yes             ; User VHDL File  ; C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 101        ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 152        ;
;     -- 7 input functions                    ; 18         ;
;     -- 6 input functions                    ; 32         ;
;     -- 5 input functions                    ; 39         ;
;     -- 4 input functions                    ; 16         ;
;     -- <=3 input functions                  ; 47         ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 36         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; B[5]~input ;
; Maximum fan-out                             ; 30         ;
; Total fan-out                               ; 760        ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name           ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |MBE_dadda_mult_9x9                                                     ; 152 (17)            ; 0 (0)                     ; 0                 ; 0          ; 36   ; 0            ; |MBE_dadda_mult_9x9                                                                                                             ; MBE_dadda_mult_9x9    ; work         ;
;    |MBE:MBE_unit|                                                       ; 94 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit                                                                                                ; MBE                   ; work         ;
;       |cell:\Cells_gen:1:Single_cell|                                   ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:1:Single_cell                                                                  ; cell                  ; work         ;
;          |mux_mbe:LUT|                                                  ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|mux_mbe:LUT                                                      ; mux_mbe               ; work         ;
;       |cell:\Cells_gen:2:Single_cell|                                   ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:2:Single_cell                                                                  ; cell                  ; work         ;
;          |mux_mbe:LUT|                                                  ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|mux_mbe:LUT                                                      ; mux_mbe               ; work         ;
;       |cell:\Cells_gen:3:Single_cell|                                   ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:3:Single_cell                                                                  ; cell                  ; work         ;
;          |mux_mbe:LUT|                                                  ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|mux_mbe:LUT                                                      ; mux_mbe               ; work         ;
;       |cell:\Cells_gen:4:Single_cell|                                   ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:4:Single_cell                                                                  ; cell                  ; work         ;
;          |mux_mbe:LUT|                                                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|mux_mbe:LUT                                                      ; mux_mbe               ; work         ;
;       |cell:\Cells_gen:5:Single_cell|                                   ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:5:Single_cell                                                                  ; cell                  ; work         ;
;          |mux_mbe:LUT|                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|mux_mbe:LUT                                                      ; mux_mbe               ; work         ;
;    |dadda_tree_18x6_NoExt:dadda_tree|                                   ; 41 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree                                                                            ; dadda_tree_18x6_NoExt ; work         ;
;       |compressor_53:\level3to2:10:level3to2_53_cond_mid:level3to2_53|  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:10:level3to2_53_cond_mid:level3to2_53             ; compressor_53         ; work         ;
;          |fulladd:f2|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:10:level3to2_53_cond_mid:level3to2_53|fulladd:f2  ; fulladd               ; work         ;
;       |compressor_53:\level3to2:11:level3to2_53_cond:level3to2_53|      ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:11:level3to2_53_cond:level3to2_53                 ; compressor_53         ; work         ;
;          |fulladd:f1|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:11:level3to2_53_cond:level3to2_53|fulladd:f1      ; fulladd               ; work         ;
;          |fulladd:f2|                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:11:level3to2_53_cond:level3to2_53|fulladd:f2      ; fulladd               ; work         ;
;       |compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53| ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53            ; compressor_53         ; work         ;
;          |fulladd:f1|                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53|fulladd:f1 ; fulladd               ; work         ;
;          |fulladd:f2|                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53|fulladd:f2 ; fulladd               ; work         ;
;       |compressor_53:\level3to2:9:level3to2_53_cond_mid:level3to2_53|   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:9:level3to2_53_cond_mid:level3to2_53              ; compressor_53         ; work         ;
;          |fulladd:f1|                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:9:level3to2_53_cond_mid:level3to2_53|fulladd:f1   ; fulladd               ; work         ;
;          |fulladd:f2|                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:9:level3to2_53_cond_mid:level3to2_53|fulladd:f2   ; fulladd               ; work         ;
;       |fulladd:\level1to0:10:level1to0_fa_second_cond:level1to0_fa|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:10:level1to0_fa_second_cond:level1to0_fa                ; fulladd               ; work         ;
;       |fulladd:\level1to0:11:level1to0_fa_second_cond:level1to0_fa|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:11:level1to0_fa_second_cond:level1to0_fa                ; fulladd               ; work         ;
;       |fulladd:\level1to0:12:level1to0_fa_second_cond:level1to0_fa|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:12:level1to0_fa_second_cond:level1to0_fa                ; fulladd               ; work         ;
;       |fulladd:\level1to0:14:level1to0_fa_second_cond:level1to0_fa|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:14:level1to0_fa_second_cond:level1to0_fa                ; fulladd               ; work         ;
;       |fulladd:\level1to0:16:level1to0_fa_second_cond:level1to0_fa|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:16:level1to0_fa_second_cond:level1to0_fa                ; fulladd               ; work         ;
;       |fulladd:\level1to0:5:level1to0_fa_second_cond:level1to0_fa|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:5:level1to0_fa_second_cond:level1to0_fa                 ; fulladd               ; work         ;
;       |fulladd:\level1to0:6:level1to0_fa_second_cond:level1to0_fa|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:6:level1to0_fa_second_cond:level1to0_fa                 ; fulladd               ; work         ;
;       |fulladd:\level1to0:7:level1to0_fa_second_cond:level1to0_fa|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:7:level1to0_fa_second_cond:level1to0_fa                 ; fulladd               ; work         ;
;       |fulladd:\level1to0:8:level1to0_fa_second_cond:level1to0_fa|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level1to0:8:level1to0_fa_second_cond:level1to0_fa                 ; fulladd               ; work         ;
;       |fulladd:\level2to1:13:level2to1_fa_cond:level2to1_fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level2to1:13:level2to1_fa_cond:level2to1_fa                       ; fulladd               ; work         ;
;       |fulladd:\level2to1:14:level2to1_fa_cond:level2to1_fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level2to1:14:level2to1_fa_cond:level2to1_fa                       ; fulladd               ; work         ;
;       |fulladd:\level2to1:6:level2to1_fa_cond:level2to1_fa|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level2to1:6:level2to1_fa_cond:level2to1_fa                        ; fulladd               ; work         ;
;       |fulladd:\level2to1:7:level2to1_fa_cond:level2to1_fa|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level2to1:7:level2to1_fa_cond:level2to1_fa                        ; fulladd               ; work         ;
;       |fulladd:\level2to1:9:level2to1_fa_cond:level2to1_fa|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level2to1:9:level2to1_fa_cond:level2to1_fa                        ; fulladd               ; work         ;
;       |fulladd:\level3to2:12:level3to2_fa_cond:level3to2_fa|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|fulladd:\level3to2:12:level3to2_fa_cond:level3to2_fa                       ; fulladd               ; work         ;
;       |halfadd:\level2to1:11:level2to1_ha_mid_cond:level2to1_ha|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level2to1:11:level2to1_ha_mid_cond:level2to1_ha                   ; halfadd               ; work         ;
;       |halfadd:\level2to1:15:level2to1_ha_mid_cond:level2to1_ha|        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level2to1:15:level2to1_ha_mid_cond:level2to1_ha                   ; halfadd               ; work         ;
;       |halfadd:\level2to1:5:level2to1_ha_mid_cond:level2to1_ha|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level2to1:5:level2to1_ha_mid_cond:level2to1_ha                    ; halfadd               ; work         ;
;       |halfadd:\level3to2:13:level3to2_ha_up_cond:level3to2_ha|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level3to2:13:level3to2_ha_up_cond:level3to2_ha                    ; halfadd               ; work         ;
;       |halfadd:\level3to2:6:level3to2_ha_cond:level3to2_ha|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MBE_dadda_mult_9x9|dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level3to2:6:level3to2_ha_cond:level3to2_ha                        ; halfadd               ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|mux_mbe:LUT|Mux15 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|mux_mbe:LUT|Mux9  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|mux_mbe:LUT|Mux10 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|mux_mbe:LUT|Mux14 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |MBE_dadda_mult_9x9|MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|mux_mbe:LUT|Mux11 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; nb             ; 9     ; Signed Integer                   ;
; shift          ; 2     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                 ;
; shift          ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|mux_mbe:LUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|shift_n:shiftREG ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                                  ;
; shift          ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                 ;
; shift          ; 2     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|mux_mbe:LUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|shift_n:shiftREG ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                                  ;
; shift          ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                 ;
; shift          ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|mux_mbe:LUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|shift_n:shiftREG ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                                  ;
; shift          ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                 ;
; shift          ; 6     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|mux_mbe:LUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|shift_n:shiftREG ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                                  ;
; shift          ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                 ;
; shift          ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|mux_mbe:LUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|shift_n:shiftREG ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; nb             ; 9     ; Signed Integer                                                                  ;
; shift          ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level1to0:17:level1to0_ha_mid_cond:level1to0_ha" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "dadda_tree_18x6_NoExt:dadda_tree" ;
+-------------+-------+----------+-----------------------------+
; Port        ; Type  ; Severity ; Details                     ;
+-------------+-------+----------+-----------------------------+
; in5[12..10] ; Input ; Info     ; Stuck at VCC                ;
; in5[8..3]   ; Input ; Info     ; Stuck at VCC                ;
; in5[1..0]   ; Input ; Info     ; Stuck at VCC                ;
; in5[17]     ; Input ; Info     ; Stuck at GND                ;
; in5[16]     ; Input ; Info     ; Stuck at VCC                ;
; in5[15]     ; Input ; Info     ; Stuck at GND                ;
; in5[14]     ; Input ; Info     ; Stuck at VCC                ;
; in5[13]     ; Input ; Info     ; Stuck at GND                ;
; in5[9]      ; Input ; Info     ; Stuck at GND                ;
; in5[2]      ; Input ; Info     ; Stuck at GND                ;
+-------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "MBE:MBE_unit|cell:\Cells_gen:1:Single_cell" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; sel[0] ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 153                         ;
;     arith             ; 37                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 11                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 12                          ;
;     extend            ; 18                          ;
;         7 data inputs ; 18                          ;
;     normal            ; 98                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 32                          ;
; boundary_port         ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 5.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 19:30:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 2 design units, including 1 entities, in source file shift_n.vhd
    Info (12022): Found design unit 1: shift_n-beh_shift File: C:/Users/meaep/Desktop/MBE_dadda_mult/shift_n.vhd Line: 13
    Info (12023): Found entity 1: shift_n File: C:/Users/meaep/Desktop/MBE_dadda_mult/shift_n.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_mbe.vhd
    Info (12022): Found design unit 1: mux_mbe-beh_mux_mbe File: C:/Users/meaep/Desktop/MBE_dadda_mult/mux_mbe.vhd Line: 13
    Info (12023): Found entity 1: mux_mbe File: C:/Users/meaep/Desktop/MBE_dadda_mult/mux_mbe.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mbe.vhd
    Info (12022): Found design unit 1: MBE-beh_mbe File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 16
    Info (12023): Found entity 1: MBE File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file halfadd.vhd
    Info (12022): Found design unit 1: halfadd-DATAFLOW File: C:/Users/meaep/Desktop/MBE_dadda_mult/halfadd.vhd Line: 9
    Info (12023): Found entity 1: halfadd File: C:/Users/meaep/Desktop/MBE_dadda_mult/halfadd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladd.vhd
    Info (12022): Found design unit 1: fulladd-beh File: C:/Users/meaep/Desktop/MBE_dadda_mult/fulladd.vhd Line: 10
    Info (12023): Found entity 1: fulladd File: C:/Users/meaep/Desktop/MBE_dadda_mult/fulladd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dadda_tree_18x5_ext.vhd
    Info (12022): Found design unit 1: dadda_tree_18x5_ext-structural File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x5_ext.vhd Line: 17
    Info (12023): Found entity 1: dadda_tree_18x5_ext File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x5_ext.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file compressor_53.vhd
    Info (12022): Found design unit 1: compressor_53-DATAFLOW File: C:/Users/meaep/Desktop/MBE_dadda_mult/compressor_53.vhd Line: 9
    Info (12023): Found entity 1: compressor_53 File: C:/Users/meaep/Desktop/MBE_dadda_mult/compressor_53.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cell.vhd
    Info (12022): Found design unit 1: cell-beh_cell File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 15
    Info (12023): Found entity 1: cell File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file mbe_dadda_mult_9x9.vhd
    Info (12022): Found design unit 1: MBE_dadda_mult_9x9-structural File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 13
    Info (12022): Found design unit 2: MBE_dadda_mult_9x9-NoExt File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 69
    Info (12023): Found entity 1: MBE_dadda_mult_9x9 File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd
    Info (12022): Found design unit 1: dadda_tree_18x6_NoExt-structural File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 18
    Info (12023): Found entity 1: dadda_tree_18x6_NoExt File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 5
Info (12127): Elaborating entity "MBE_dadda_mult_9x9" for the top level hierarchy
Info (12128): Elaborating entity "MBE" for hierarchy "MBE:MBE_unit" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 104
Info (12128): Elaborating entity "cell" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:1:Single_cell" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 36
Info (12128): Elaborating entity "mux_mbe" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|mux_mbe:LUT" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 38
Info (12128): Elaborating entity "shift_n" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:1:Single_cell|shift_n:shiftREG" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 40
Warning (10445): VHDL Subtype or Type Declaration warning at shift_n.vhd(16): subtype or type has null range File: C:/Users/meaep/Desktop/MBE_dadda_mult/shift_n.vhd Line: 16
Warning (10296): VHDL warning at shift_n.vhd(16): ignored assignment of value to null range File: C:/Users/meaep/Desktop/MBE_dadda_mult/shift_n.vhd Line: 16
Info (12128): Elaborating entity "cell" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:2:Single_cell" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 36
Info (12128): Elaborating entity "shift_n" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:2:Single_cell|shift_n:shiftREG" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 40
Info (12128): Elaborating entity "cell" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:3:Single_cell" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 36
Info (12128): Elaborating entity "shift_n" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:3:Single_cell|shift_n:shiftREG" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 40
Info (12128): Elaborating entity "cell" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:4:Single_cell" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 36
Info (12128): Elaborating entity "shift_n" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:4:Single_cell|shift_n:shiftREG" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 40
Info (12128): Elaborating entity "cell" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:5:Single_cell" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE.vhd Line: 36
Info (12128): Elaborating entity "shift_n" for hierarchy "MBE:MBE_unit|cell:\Cells_gen:5:Single_cell|shift_n:shiftREG" File: C:/Users/meaep/Desktop/MBE_dadda_mult/cell.vhd Line: 40
Info (12128): Elaborating entity "dadda_tree_18x6_NoExt" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree" File: C:/Users/meaep/Desktop/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 113
Info (12128): Elaborating entity "halfadd" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level3to2:6:level3to2_ha_cond:level3to2_ha" File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 96
Info (12128): Elaborating entity "compressor_53" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53" File: C:/Users/meaep/Desktop/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 121
Info (12128): Elaborating entity "fulladd" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level3to2:8:level3to2_53_cond_first:level3to2_53|fulladd:f1" File: C:/Users/meaep/Desktop/MBE_dadda_mult/compressor_53.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 188 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 152 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Sun Dec 03 19:31:09 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


