axi_fifo_512_32.v,verilog,xil_defaultlib,../../../../encoder_top.gen/sources_1/ip/axi_fifo_512_32/sim/axi_fifo_512_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
