# Roadmap

A comprehensive plan to make xdna-emu a production-ready, open-source emulator for AMD XDNA NPUs.

## Vision

```
Developer writes kernel â†’ Compiles with Peano/Vitis â†’ Emulates with xdna-emu â†’ Runs on hardware
                                                              â†“
                                                    Visual debugging, profiling,
                                                    correctness validation
```

The emulator should be a drop-in component that "just works" with:
- **Peano** (open-source LLVM-based compiler)
- **Vitis** (AMD's full toolchain)
- **mlir-aie** (MLIR-based flow)

### Multi-Device Strategy

The project targets all AMD XDNA NPUs (NPU1-4), but we're starting with **AIE2 (Phoenix/NPU1)** because:
1. It's the hardware we have for testing
2. AIE2 and AIE2P share most of the architecture
3. Once AIE2 works, AIE2P support is incremental

The architecture is designed to be generic from day one - device-specific details are isolated so adding new NPU variants is straightforward.

---

## Current Status

| Phase | Status | Progress |
|-------|--------|----------|
| [1. Core Accuracy](docs/roadmap/phase1-core-accuracy.md) | ðŸŸ¢ Mostly Complete | 265 tests, 55% real binary recognition |
| [2. Toolchain Integration](docs/roadmap/phase2-toolchain-integration.md) | ðŸ”´ Not started | |
| [3. Developer Experience](docs/roadmap/phase3-developer-experience.md) | ðŸŸ¡ GUI exists | Needs debugging features |
| [4. Validation & Testing](docs/roadmap/phase4-validation-testing.md) | ðŸŸ¡ 265 tests | Real binary test added |
| [5. Production Readiness](docs/roadmap/phase5-production-readiness.md) | ðŸ”´ Not started | |
| [6. Community & Ecosystem](docs/roadmap/phase6-community-ecosystem.md) | ðŸ”´ Not started | |

---

## Phase Summaries

### Phase 1: Core Accuracy ðŸŸ¢

Make the emulator faithful to real AIE2 hardware behavior.

**Key achievements:**
- Full instruction decoder with pattern-based and TableGen-based decoders
- Scalar unit (32 GPRs, pointer/modifier registers, ALU)
- Vector unit (32Ã—256-bit registers, 8Ã—512-bit accumulators)
- Memory system (load/store with post-modify addressing)
- Synchronization (lock acquire/release)
- TableGen parser extracting 70/135 instruction encodings from llvm-aie

**Next:** Improve binary recognition beyond 20% (VLIW bundles, more format classes)

### Phase 2: Toolchain Integration ðŸ”´

Plug into existing development flows: Peano, Vitis, mlir-aie, XRT.

### Phase 3: Developer Experience ðŸŸ¡

Visual debugging and profiling: breakpoints, watchpoints, execution timeline, trace replay.

### Phase 4: Validation & Testing ðŸŸ¡

Test infrastructure, benchmarks, CI/CD, hardware comparison.

### Phase 5: Production Readiness ðŸ”´

Performance, multi-device support, APIs, documentation.

### Phase 6: Community & Ecosystem ðŸ”´

Open source hygiene, community building, packaging.

---

## Resources

- **llvm-aie**: https://github.com/Xilinx/llvm-aie (instruction definitions)
- **aie-rt**: https://github.com/Xilinx/aie-rt (register definitions)
- **mlir-aie**: https://github.com/Xilinx/mlir-aie (test cases, examples)
- **XRT**: https://github.com/Xilinx/XRT (runtime API)
- **AMD Docs**: AM020 (AIE2 Architecture), AM025 (Register Reference)

---

## Detailed Documentation

| Phase | Document |
|-------|----------|
| Phase 1 | [phase1-core-accuracy.md](docs/roadmap/phase1-core-accuracy.md) |
| Phase 2 | [phase2-toolchain-integration.md](docs/roadmap/phase2-toolchain-integration.md) |
| Phase 3 | [phase3-developer-experience.md](docs/roadmap/phase3-developer-experience.md) |
| Phase 4 | [phase4-validation-testing.md](docs/roadmap/phase4-validation-testing.md) |
| Phase 5 | [phase5-production-readiness.md](docs/roadmap/phase5-production-readiness.md) |
| Phase 6 | [phase6-community-ecosystem.md](docs/roadmap/phase6-community-ecosystem.md) |
| TableGen Assessment | [tablegen-assessment.md](docs/roadmap/tablegen-assessment.md) |
