// Seed: 436936348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_1 = id_4;
  wire id_7;
  assign id_3 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    always id_2 <= (id_9);
    assign id_1 = 1;
    reg id_27 = id_9;
    id_28(
        id_19 - 1, 1 - 1 - 1, 1'b0, 1, 1'b0, 1
    );
  endgenerate
  wire id_29;
  or primCall (
      id_17,
      id_29,
      id_9,
      id_3,
      id_11,
      id_4,
      id_22,
      id_27,
      id_20,
      id_8,
      id_23,
      id_28,
      id_30,
      id_10,
      id_18,
      id_1,
      id_25
  );
  wire id_30;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_23,
      id_23,
      id_23,
      id_7
  );
endmodule
