gpu memori hierarchi microbenchmark xinxin mei xiaowen chu senior member ieee abstract memori access effici key factor fulli util comput power graphic process unit gpus detail gpu memori hierarchi releas gpu vendor paper propos novel fine grain microbenchmark approach appli three generat nvidia gpus fermi kepler maxwel expos unknown characterist memori hierarchi investig structur gpu cach system data cach textur cach translat buffer tlb investig throughput access latenc gpu global memori share memori microbenchmark offer better understand mysteri gpu memori hierarchi will facilit softwar optim model gpu architectur best knowledg studi reveal cach properti kepler maxwel gpus superior maxwel share memori perform bank conflict term gpu cuda memori hierarchi cach structur throughput introduct decad wit boom devel opment general purpos graphic process unit gpgpus gpus embed hundr thousand arithmet process unit die tremend comput power success type core parallel hardwar deploy great varieti scientif commerci applic prospect thorough broader applic promis realist perform limit huge perform gap processor gpu memori system exampl raw comput power gflop theoret memori bandwidth realist memori throughput lower memori bottleneck remain challeng parallel comput chip gpu memori hierarchi complex includ gpu uniqu share textur constant memori literatur appropri leverag gpu memori hierarchi provid formanc improv exampl memori bound blastn achiev speedup compar sequenti ncbi blast coordin gpu textur share memori perform naiv comput bound matrix multipl kernel memori optim gflop kernel clever applic share memori gflop kernel extrem effici optim memori high xinxin mei xiaowen chu depart comput scienc hong kong baptist univers xiaowen chu hkbu institut continu educ mail xxmei chxw sourc code experiment data public http chxw gpu gflop vital expos exploit optim gpu memori hierarchi nvidia launch three generat gpus codenam fermi kepler maxwel pute capabl pare hardwar nvidia devot effort improv gpu memori effici memori bottleneck primari limit nvidia limit gpu memori system detail remain unknown public exist work disclosur gpu memori hierarchi general conduct third parti benchmark base devic comput capabl explor fermi architectur focus memori system best knowledg state art work kepler maxwel architectur benchmark studi gpu cach structur base method develop earli cpu platform simpl memori hierarchi memori design sophist method inappropri current generat gpu hardwar paper investig gpu memori hierarchi three generat nvidia gpus fermi kepler maxwel investig seri crobenchmark target cach mechan memori throughput memori latenc propos fine grain pointer chase chase microbenchmark reveal characterist gpu cach differ cpu experiment base round experi produc work illumin current mysteri architectur gpu memori addit compar properti three generat gpu memori hierarchi clear perceiv evolut gpu memori kepler devic design maxim comput perform aggress integr emerg technolog latest maxwel devic conserv aim energi effici pure comput perform highlight contribut work propos novel fine grain chase microbench mark explor unknown gpu cach paramet indic gpus featur differ tradit cpus discov unequ set translat buffer tlb spatial local optim set associ map ping textur cach tradit replac polici data cach quantit benchmark throughput cess latenc global share memori studi factor influenc memori throughput share memori bank conflict memori access latenc time verifi maxwel high optim avoid long latenc share memori bank conflict work comprehens format gpu memori hierarchi crobenchmark cover architectur throughput latenc generat gpus best knowledg paper studi featur kepler maxwel gpus remaind paper organ summar work overview gpu memori hierarchi intro duce fine grain chase microbenchmark appli dissect gpu cach micro architectur present studi effect global memori throughput memori access latenc access pattern investig share memori term latenc throughput impact bank conflict conclud find work studi investig gpu memori system confirm perform gpu comput applic limit memori bottleneck character proach studi locat low memori throughput relat memori space design number data map memori manag algorithm aim improv memori access effi cienci propos local monitor mechan better util data cach higher perform studi contribut field inspir work summar gpu microbenchmark work tabl work memori structur access latenc base chase microbenchmark introduc refer saav origin design cpu hardwar success cpu platform duchateau develop ray multi thread version chase explor multi core cpu cach architectur exploit fals share tabl summari gpu memori microbenchmark studi refer year devic scope architectur latenc architectur latenc throughput architectur latenc architectur latenc architectur latenc stream multiprocessor share memori data cach regist unifi cach read data cach textur cach primari cach secondari cach constant cach dram dram dram chip memori chip memori main memori fig memori hierarchi geforc kepler determin cach coher protocol block size multi thread featur gpu cpu appli method gpu direct volkov demmel chase earli gpu devic nvidia simpl memori hierarchi papadopoulou appli explor global memori tlb structur propos novel footprint experi refer investig gpu cach baghsorkhi appli benchmark fermi gpu disclos data cach structur previous studi propos novel fine grain chase disclos uniqu characterist saav neglect target hardwar includ cach three generat gpus meltzer studi data cach fermi architectur data cach lru replac polici basic assumpt tradit chase cach associ integ experiment coincid fine grain chase microbenchmark allow cach replac polici zhang owen quantit benchmark glob share memori throughput bandwidth spectiv work includ throughput studi interest studi major factor affect effect memori throughput clude studi memori access latenc factor perform optim featur common gpu memori memori type cach scope global thread share thread block textur thread overview gpu memori hierarchi terminolog cuda type gpu memori space regist constant memori share memori textur memori local memori global mem ori properti elabor studi limit scope three common type global share textur memori focus mechan memori cach throughput latenc global share memori bank conflict share memori access latenc tabl list salient characterist target memori space earli devic studi gpus global memori access cach cach global textur memori level cach system cach locat stream multipro cessor cach chip share sms unifi instruct data tabl access tabl gpu map virtual address physic address store global memori tlb cach tabl thread find entri tlb access global memori search tabl access latenc global memori textur memori dataflow read write read public thread kernel function gpu specif share memori locat sms fermi kepler devic share memori space data cach maxwel devic dedic space cuda share memori declar access insid coop erat thread array cta thread block programm assign set thread execut concurr fig block diagram memori hierarchi kepler devic geforc arrow indic dataflow architectur cach maxwel devic fig separ share memori space tabl compar memori characterist tesla gpu discuss three target gpu platform comput capabl nvidia distinguish generat tabl distinct differ lie global memori tesla devic global memori access cach fermi devic cach data cach kepler devic data cach design local global memori access addit data cach global memori data read entir lifetim kernel cach read data cach comput capabl maxwel devic data cach textur chip cach read data cach combin physic space note data cach fermi read data cach maxwel turn notabl modern gpus larger share memori space share memori bank tesla devic share memori size fix fermi kepler devic share memori data cach share memori space maxwel devic share memori independ maximum volum share memori assign cta increas tesla devic devic textur memori cach generat gpus tesla textur unit share three sms thread process cluster textur unit devic textur cach share space data cach size textur cach depend generat gpu hardwar cach structur greatest differ gpus tesla gpus lie cach system novel fine grain chase method explor kind cach data cach tlb focus architectur fermi maxwel data cach fermi kepler maxwel textur memori cach read data cach cach tlbs typic chase exploit principl local cach memori piec main memori faster data access play major role modern comput architectur exist gpu microbenchmark studi cach architectur assum classic set associ cach model lru replac polici convent cpu cach cach size smaller main memori size data load main memori cach basic unit cach number cach refer size classic lru set associ cach cach memori divid cach set consist cach line fig exampl word set associ cach memori map three essenti assumpt kind cach model assumpt cach set size cach paramet satisfi three paramet remain assumpt memori address bit identifi cach set bit identifi offset intra cach locat data assumpt cach replac polici lru assumpt impli cach set number cach line assumpt indic data map main memori cach predict regular pattern instanc fig consecut map cach set appear cach line set assumpt impli perform sequenti comparison memori properti tesla fermi kepler maxwel devic devic tesla fermi kepler maxwel comput capabl sms core global memori cach mechan read unifi cach size read unifi total size share memori size maximum size cta bank bank width textur memori textur unit tpc cach size set set set offset memori address set associ cach main memori set data consid memori address singl byte data byte cach memori address bit indic locat data insid cach offset memori address bit indic cach set fig exampl word set associ cach assum word byte cach store data array sequenti access cach line group separ cach set cach line cach associ data indic access pattern pattern cycl cycl fig period memori access pattern classic lru set associ cach cach cach hit load piec data memori access period cach model fig exampl initi array read word word fig full memori access process access pattern cach cach hit generat visit array element array size word larger cach size cach occur except data access cold cach miss data access array element cach miss rest cach hit memori access form pattern recur data load process period memori tabl notat cach chase paramet notat descript notat descript cach size array size cach size stride size cach associ iter number cach set cach rate access pattern equal array length list chase array initi clock time clock averag memori tva lue time list chase kernel function chase microbenchmark success method obtain cach paramet core idea chase travers array element initi indic memori access distanc consecut access array element call stride fix experi memori access latenc high pendent stride cach measur averag memori access latenc great number memori access cach paramet deduc array size stride size list list array initi kernel function chase list repeat execut iter time array sequenti travers fix stride time load array element number time elimin cold instruct cach miss averag memori access latenc tvalu calcul divid total clock iter denot array size stride size iter summar notat tabl base assumpt output chase averag memori access latenc tavg satisfi tavg denot cach rate denot cach cess latenc denot cach penalti hardwar depend constant typic chase method reli cach rate believ cach paramet deduc tvalu graph tvalu graph mention assumpt memori access cach pattern period cach pattern predict valu predict suggest experi ment multipl time stride array size stride size set power larger cach size smaller cach size cach load data map address cach cach rate exceed data load cach continu grow load data fit cach cach summar cach rate satisfi pair suggest visit array size fix stride chosen care cach size choos time increas array size cach miss cach rate satisfi pair fig fig experiment appli textur cach surpris method fig suggest suggest byte suggest fig plateaus minimum maximum memori latenc indic cach way cach set cach size equal width plateau suggest byte face contradict fig fig base hardwar lead cach paramet motiv seek under method base assumpt cach rate satisfi experiment reveal assumpt seldom hold type gpu cach consequ ineffect typic chase inappropri expos gpu cach structur exampl assumpt hold assumpt cach replac cach size cach associ fig tvalu kepler tex ture data cach size cach size cach size array size fig tvalu kepler tex ture data cach byte stride polici random measur tavg vari pair vari belong list tavg fail serv indic gpu cach architectur motiv observ design crobenchmark util gpu share memori display latenc singl memori access refer fine grain chase microbenchmark detail data access process methodolog fine grain chase global void kernelfunct dec lare share memori space share unsign tva lue share unsign preheat data clock array array time clock tva lue time list fine grain chase kernel singl thread singl cta core idea fine grain chase record analyz singl data access latenc kernel singl thread singl cta method difficult cpu cach challeng record data access latenc interf normal data access exploit gpu share memori store sequenc data access latenc base deduc cach structur paramet share memori access prompt affect data cach list kernel code singl thread fine grain chase notic measur visit data initi iter aim load data cach avoid cold instruct cach interfer hardwar pre fetch core statement array convent chase differ lie locat time function time statement insid long loop line clock function provid cuda impl ment read special regist increment clock cycl measur overhead clock differ consecut clock call singl kernel thread base experiment overhead clock cycl fermi kepler maxwel platform idea fine grain chase simpl address major challeng instruct level parallel ilp function clock overlap previous instruct return previous instruct finish second clock statement array lead incorrect memori latenc measur ment second clock return finish overcom problem introduc statement data depend ensur memori access complet issu separ program measur overhead code segment line cycl fermi kepler maxwel deduc latenc fine grain chase microbenchmark output array tvalu length equal iter data access latenc access data indic array reproduc entir memori load process data access latenc averag work procedur find cach paramet fine grain chase microbenchmark differ ent configur fig flowchart stage procedur brute forc test cach size stage overflow cach element cach size find cach replac polici lru stage second stage gradual overflow cach granular cach data access cach deduc cach associ memori address second stage elabor method notic basic unit length array element determin cach size set initi small increas gradual cach appear equal maximum memori access cach hit determin cach size set increas gradual number cach miss close increas sudden increas number cach miss despit increas find base memori access pattern general idea cach replac polici determin number cach set set start withn increasen granular increment cach miss cach set cach set miss deduc cach pattern determin cach replac polici mention fore cach replac polici lru memori access process period cach way cach set miss memori access process aperiod replac polici lru circumst set consider larg travers array multipl time cach miss cach set cach caus cach replac overflow cach cach access data indic reproduc full memori access process find cach line updat appli method sketch structur textur cach read data cach tlbs chip data cach section preliminari chip data cach textur cach read data cach appli chase microbenchmark textur cach stage methodolog bind sign integ array linear textur fetch stage find cach size set element byte overflow cach gradual cach size byte second stage increas byte set associ cach special memori address format fig fermi kepler devic cach organ maxwel devic fermi kepler gpus textur cach divid cach set store cach line cach set cach line cach byte consecut byte map success cach set bit memori address determin correspond cach set bit tradit set associ cach design map optim spatial local graphic process advantag map general applic thread warp visit adjac memori address cach miss maxwel textur cach structur cach line devic comput capabl chip read data cach provement textur memori cach read data cach load call ldg const restrict address find read data cach textur cach overflow read data cach singl byte element find cach size byte replac polici lru examin byte andn vari array larger data access cach infer read cach structur textur cach cach set byte cach line set success byte map set data map bit defin structur read data cach textur cach random data map translat buffer previous studi level tlb support gpu virtual memori address cach size user manual footprint experi overflow cach element cach size cach pattern increas array size increment equal cach size cach set cach set second cach set cach associ memori map stage stage cach replac polici fig flowchart appli fine grain chase set set set set set word memori address data set textur cach line line fig textur cach structur fermi kepler devic memori address array size measur expect fig rate tlb stride set set entri entri set entri set entri set entri set entri set entri set fig tlb structur fig data cach structur tlb fulli associa tive tlb set associ appli fine grain chase method investig tlb three gpu architectur find fulli associ tlb size plot cach rate tlb fig base microbenchmark tradit lru cach equal set trigger number cach miss time expect cach rate increas linear contrast measur rate increas piecewis linear equal observ miss entri vari miss entri time consid cach miss trigger set set explan piecewis linear increas cach set cach way addit deduc replac polici lru number cach way equal number miss cach entri conjectur tlb structur fig larg set entri small set entri data cach fermi kepler devic data cach share memori physic implement maxwel devic data cach unifi textur cach fermi data cach report case breviti vari array size byte byte observ memori access pattern fig fermi cach structur base experiment cach cach line map cach way cach cach set divid major set major set cach line data map unconvent bit memori address defin cach bit defin major set bit defin memori offset insid cach distinct featur fermi cach replac polici lru point meltzer experiment memori access paramet common gpu cach paramet default data cach fermi kepler maxwel tlb fermi kepler maxwel tlb fermi kepler textur cach kepler read data cach maxwel data textur cach read data cach byte byte byte lru cach set read read hit read read read hit read read read hit read read read hit read read fig aperiod memori access fermi data cach figur number data indic second row read stand load data memori access status output memori latenc array highlight data block repres replac cach way output array cach miss occur process reveal period demonstr memori access process data line byte fig overflow cach cach miss singl cach set experi cach miss occur access data belong cach set read data lead cach cach hit happen convent lru cach model find cach way cach three time replac three cach way updat cach miss replac probabl cach way sequenti data load experi lru cach reduc number cach miss compar convent cach exampl fig list memori access cach miss lru replac polici data cach report maximum cach size fine grain chase microbenchmark method strict share memori size share memori requir singl cta store round smallest fermi cach access hardwar devic offer fine grain chase find interest replac polici cach lru experiment memori access process aperiod cach size byte observ memori access pattern overflow cach visit array element data map sophist convent bit defin cach pattern irregular detect hardwar level pre fetch mechan dram data cach three platform exampl visit array uniform stride chase observ long latenc data item latenc data item match cach latenc pre fetch size cach size pre fetch sequenti deduc load array smaller data cach size cold cach pattern summar studi gpu cach three generat gpus propos novel fine grain chase microbenchmark detail measur list deriv paramet gpu cach tabl periment gpu cach cpu unequ cach set special replac polici data map gpu cach tradit bit defin memori address state assumpt best knowledg characterist ignor previous micro benchmark gpu studi global memori cuda term global memori access involv access dram data cach tlbs tabl frequent access memori space gpu program seri microbench mark quantit studi global memori put data access latenc gpu platform global memori throughput gpus design high memori band width peak perform rare achiev aliti theoret bandwidth calcul fmem bus width ddr factor fmem memori frequenc alloc cta number data ilp alloc cta number data ilp alloc cta number data ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp alloc cta number ilp fig achiev throughput global memori copi number ctas cta size ilp tabl theoret achiev bandwidth global memori devic fmem mhz bus width bit theoret bandwidth maximum throughput effici ddr factor three target platform tabl list theoret peak bandwidth measur maximum throughput three devic global memori throughput fac tor law requir memori request fli fulli util bandwidth perform plain memori copi three devic larg fix amount data measur total elaps time cpu throughput calcul datas time group experi vari cta number cta size number thread cta ilp ilp defin number byte thread copi time note alloc number ctas ctas execut parallel number activ thread limit thread execut data copi hundr time ensur suffici memori request plot achiev throughput fig stand number thread cta general throughput converg maximum ilp cta size number ctas larg find throughput limit number activ warp size number ctas small throughput increas linear ilp influenc throughput fig three devic throughput larger ilp satur faster reli ilp launch fewest warp ctas larger ilp help handl memori request highest throughput benefit highest bus width converg speed slowest requir memori request hide pipelin latenc consid larg amount parallel memori request reach real applic higher bus width wast reason nvidia reduc bus width bit maxwel devic global memori latenc report global memori latenc var ious data access pattern global memori access latenc time access data locat dram cach includ latenc tabl appli fine grain chase novel defin data initi collect memori latenc experi manual set valu array element creat uniform stride access execut list motiv conveni method singl tvalu graph memori latenc memori access pattern fig illustr differ data access process convent chase uniform stride fine grain chase measur global memori latenc data cach turn command option default maxwel cach turn fermi cach turn fig global memori latenc cycl access pattern fine grain chase initi set larg construct tlb tabl cach set construct tlb hit cach total data access data line load cach visit cach data line time construct cach hit tlb set element repeat load data cach memori access cach hit latenc valu fig base averag ten time experi data cach repres cach data cach turn repres cach list find maxwel kepler devic uniqu mem ori access pattern tabl context switch kernel launch memori entri activ thread visit inactiv entri hardwar long time switch tabl phenomena report tabl maxwel data cach address tlbs tabl tlb pattern data cach hit cach miss access latenc increas ten cycl hundr thousand cycl uniform stride uniform stride fig comparison normal chase array access uniform stride array access number insid squar block array indic arrow indic valu array ele ment exampl data block point block initi array element fig array initi singl stride form singl memori access pattern load array element measur memori latenc singl pattern fig array initi stride likewis memori latenc pattern pattern data cach hit hit hit tlb hit hit tlb hit latenc fig global memori access latenc spectrum tlbs chip fig data cach tlb penalti cycl data cach tlb penalti cycl penalti smaller infer physic memori locat tlb data cach close physic memori locat tlb tlb close tlb data cach share chip sms general shortest global memori latenc half fermi access pattern default latenc caus cold cach miss access latenc tabl theoret achiev throughput share memori devic wbank byte cycl fcore ghz wsm effici time longer kepler long fermi tabl context switch expens summar maxwel devic long global mem ori access latenc cold cach miss tabl context switch rare access pattern access latenc cycl close kepler devic experi higher fmem offer shortest global memori access time share memori share memori design high bandwidth short memori latenc dedic share memori space cuda program ctas assign share phys ical memori space fermi kepler platform share memori physic integr cach maxwel platform occupi separ memori space store data share memori recogn opti mizat strategi gpu acceler applic programm move data share memori global memori arithmet execut avoid frequent occurr long global memori access latenc micro benchmark throughput latenc share memori discuss effect bank conflict share memori access latenc report dramat improv perform maxwel devic share memori throughput three gpu platform share memori orga nize memori bank bank width fermi maxwel devic byte kepler devic byte bank bandwidth wbank tabl theoret peak throughput wsm calcul fcore wbank microbenchmark indic band width share memori consider real achiev throughput lower obvious fermi kepler devic microbenchmark design copi number integ share memori region grid configur ilp level thread copi ilp byte data consum ilp byte share memori measur total elaps clock cycl syncthread clock activ warp fig achiev share memori peak throughput activ warp overhead pair syncthread clock measur cycl fermi kepler maxwel platform achiev throughput calcul fcore sizeof int number activ thread ilp total latenc microbenchmark cta size ctas ilp subject constraint share memori size larg ilp activ warp peak throughput denot respect maximum throughput combin key factor affect throughput number activ warp ilp level plot achiev share memori peak throughput number activ warp fig general peak share memori throughput grow increas activ warp reach threshold peak share memori throughput occur cta size ctas ilp activ warp peak throughput theoret bandwidth reach peak throughput cta size ctas ilp activ warp peak throughput theoret bandwidth reach peak throughput cta size ctas ilp activ warp peak throughput theoret bandwidth maxwel devic best share memori bandwidth kepler devic worst fig achiev share memori throughput combin ilp number activ warp notic activ warp maximum ilp limit share memori size achiev throughput grow increas ilp reach low occup activ warp ilp highest throughput higher occup activ warp ilp highest throughput exhibit behavior high ilp requir achiev high throughput high occup law rough number activ warp ilp latenc cycl throughput appli latenc valu requir activ warp ilp kepler devic allow activ warp activ warp activ warp ilp ilp ilp ilp ilp fig share memori throughput ilp warp execut concurr gap number requir activ warp number allow concurr warp obvious consid main reason achiev throughput poor compar design maxwel devic reduc access latenc observ higher share memori throughput share memori latenc data threadidx sum omit cold clock data sdata data time time clock sum time list kernel function share memori stride access chase kernel list singl thread singl cta measur share memori tenci bank conflict share memori latenc fermi kepler maxwel devic cycl share memori access latenc will grow bank conflict occur focus bank conflict share memori access latenc share memori space divid bank success alloc success bank thread warp access memori space bank bank conflict occur list measur share memori access latenc bank conflict previous case launch warp thread singl cta access stride memori multipli thread integ stride share memori address perform memori access time record total time consumpt calcul averag memori latenc memori access fig illustr bank conflict caus stride memori access fermi architectur exampl word word map bank stride thread will visit bank conflict num ber potenti bank conflict equal greatest common divisor stride number bank conflict width byte fig share memori bank conflict stride tabl share memori access latenc bank conflict bank conflict odd stride fermi maxwel devic number potenti bank conflict architectur kepler outperform fermi term avoid share memori bank conflict doubl bank width bank width kepler devic byte offer configur mode programm byte mode byte mode byte mode success integ map success bank byte mode success integ map success bank fig illustr data map mode bank conflict occur thread access bank row fig kepler share memori latenc stride byte byte mode stride bank conflict mode bank conflict fermi stride mode bank conflict stride fig bank conflict byte mode bank conflict byte mode byte mode half share memori bank visit thread thread access separ row bank byte mode thread visit bank conflict byte mode superior byte mode stride number power list measur share memori access latenc number potenti bank conflict tabl byte byte mode bank conflict byte byte mode bank conflict fig kepler share memori bank conflict stride stride byte mode byte mode fig latenc kepler share memori bank conflict byte mode byte mode memori access latenc increas linear number potenti bank conflict confirm data access instruct sequenti execut case bank conflict fermi kepler devic bank conflict take longer access share memori regular global memori tlb hit cach surpris bank conflict share memori access latenc maxwel devic mild longest share memori access latenc level data cach latenc summari share memori short access latenc long way bank conflict obvious fermi hardwar kepler devic solv doubl bank width share memori compar fermi byte mode share memori halv chanc bank conflict byte mode reduc find share memori ineffici term throughput maxwel devic best share memori perform architectur fermi devic maxwel hardwar size memori access speedup achiev highest throughput import maxwel share memori optim avoid long latenc caus bank conflict gpu acceler applic reli share memori perform provement lead faster effici gpu comput conclus studi microbenchmark cach charact istic memori throughput memori latenc three generat nvidia gpus fermi kepler maxwel perceiv evolut nvidia gpu memori hierarchi memori capac enhanc kepler maxwel compar fermi kepler devic perform orient corpor aggress element design increas bus width dram doubl bank width share memori design side effect theoret bandwidth global memori share memori difficult satur hardwar resourc imbalanc low util rate maxwel devic effici conserv sign reduc bus width bank width chip cach architectur adjust includ dou bling share memori size read data cach size sharpli decreas share memori latenc caus bank conflict optim memori hierarchi maxwel devic retain good perform econom acknowledg anonym review valuabl ment work partial support hong kong grf grant hkbu hkbu shenzhen basic grant sci sztic refer nickol dalli gpu comput era ieee micro mei hwu ahead parallel comput journal parallel distribut comput keckler dalli khailani garland glasco gpus futur parallel comput ieee micro zhao chu blastn acceler nucleotid align ment graphic processor bioinformat chi xia chu acceler score modul mass spectrometri base peptid identif gpus bmc bioinformat ryoo rodrigu baghsorkhi stone kirk hwu optim principl applic perform evalu multithread gpu cuda proc acm sigplan symposium principl practic parallel program acm nvidia geforc gtx whitepap nvidia corpor micikevicius finit differ comput gpus cuda proc workshop general purpos process graphic process unit acm nvidia matrixmul cuda sdk matrixmulcubla cuda sdk fermi whitepap nvidia corpor kepler whitepap nvidia corpor tune cuda applic kepler nvidia corpor tune cuda applic maxwel nvidia corpor cuda program guid nvidia corpor cuda best practic guid nvidia corpor volkov demmel benchmark gpus tune dens linear algebra proc acm ieee confer super comput ieee press papadopoulou sadooghi alvandi wong micro benchmark gpu comput group ece univers toronto tech rep wong papadopoulou sadooghi alvandi moshovo demystifi gpu microarchitectur crobenchmark proc perform analysi system softwar ispass ieee intern symposium ieee zhang owen quantit perform analysi model gpu architectur proc high perform puter architectur hpca ieee intern symposium ieee baghsorkhi gelado delahay hwu effici perform evalu memori hierarchi high multithread graphic processor acm sigplan notic acm meltzer zeng cecka micro benchmark poster present gpu technolog confer march san jose california saavedra cpu perform evalu execut time predict narrow spectrum benchmark dissert eec depart univers california berkeley feb saavedra smith measur cach tlb perform benchmark runtim comput ieee transact mei zhao liu chu benchmark memori hierarchi modern gpus proc network parallel pute ifip intern confer lal luca andersch alvarez mesa elhossini juurlink gpgpu workload characterist perform analysi proc embed comput system architectur model simul samo xiv intern confer enc ieee jia shaw martonosi character prove demand fetch cach gpus proc acm intern confer supercomput acm xie liang sun chen effici compil framework cach bypass gpus proc comput aid design iccad ieee acm intern confer ieee jang schaa mistri kaeli exploit memori access pattern improv memori perform data parallel architectur parallel distribut system ieee transact che sheaffer skadron dymaxion optim memori access pattern heterogen system proc intern confer high perform comput net work storag analysi sung stratton hwu data layout tran format exploit memori level parallel structur grid core applic proc intern confer parallel architectur compil techniqu acm song dai sidelnik hari zhou local driven dynam gpu cach bypass proceed acm intern confer supercomput acm mcvoy staelin lmbench portabl tool perfor manc analysi proc usenix annual technic confer san diego usa duchateau sidelnik garzara padua ray softwar suit multi core architectur character proc languag compil parallel comput intern workshop springer hakura gupta design analysi cach architectur textur map acm sigarch comput chitectur news volkov better perform lower occup gpu technolog confer san jose usa micikevicius gpu perform analysi optim gpu technolog confer san jose usa xinxin mei receiv degre elec tronic engin univ siti scienc technolog china current student depart comput scienc hong kong baptist univers interest includ distribut parallel comput gpu acceler parallel partial differenti equat solver xiaowen chu receiv degre puter scienc tsinghua univers china degre puter scienc hong kong univers scienc technolog current associ professor depart comput scienc hong kong baptist uni versiti interest includ distribut parallel comput wireless network serv associ editor ieee access ieee internet thing journal senior member ieee 