
Box_blackpill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007788  08007788  00017788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077e8  080077e8  00020168  2**0
                  CONTENTS
  4 .ARM          00000008  080077e8  080077e8  000177e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077f0  080077f0  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077f0  080077f0  000177f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077f4  080077f4  000177f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  080077f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000964  20000168  08007960  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000acc  08007960  00020acc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152c1  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a7  00000000  00000000  00035459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00038600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c78  00000000  00000000  000393a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018dec  00000000  00000000  0003a018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c87  00000000  00000000  00052e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a170  00000000  00000000  00064a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eebfb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036b0  00000000  00000000  000eec50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000168 	.word	0x20000168
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007770 	.word	0x08007770

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000016c 	.word	0x2000016c
 80001d4:	08007770 	.word	0x08007770

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <ReceiveCommand>:
*/

#include "COMMS.h"

void ReceiveCommand() // main communication function - reads incoming console message and replies accordingly
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  uint8_t command = ReceiveByte(); // read the first byte sent by the console
 80004d6:	f000 f8fb 	bl	80006d0 <ReceiveByte>
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]

  switch (command)
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	2b41      	cmp	r3, #65	; 0x41
 80004e2:	d011      	beq.n	8000508 <ReceiveCommand+0x38>
 80004e4:	2b41      	cmp	r3, #65	; 0x41
 80004e6:	dc14      	bgt.n	8000512 <ReceiveCommand+0x42>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d008      	beq.n	80004fe <ReceiveCommand+0x2e>
 80004ec:	2b40      	cmp	r3, #64	; 0x40
 80004ee:	d110      	bne.n	8000512 <ReceiveCommand+0x42>
  {
  case 0x40:	// Console asks for controller inputs
    ReceiveByte();       // get second command out of the way (useless byte)
 80004f0:	f000 f8ee 	bl	80006d0 <ReceiveByte>
    ReceiveRumbleByte(); // get last 2 bits of 3rd command to check for rumble
 80004f4:	f000 f92d 	bl	8000752 <ReceiveRumbleByte>

    SendInputs();	// reply with controller inputs
 80004f8:	f000 f84c 	bl	8000594 <SendInputs>
    break;
 80004fc:	e009      	b.n	8000512 <ReceiveCommand+0x42>

  case 0x00:	// console asks if a controller is plugged in
    FlushReceiveBuffer(); // flush UART buffer
 80004fe:	f000 f9bf 	bl	8000880 <FlushReceiveBuffer>
    SendPollResponse(); // reply to tell console that the controller is now plugged in
 8000502:	f000 f80c 	bl	800051e <SendPollResponse>
    break;
 8000506:	e004      	b.n	8000512 <ReceiveCommand+0x42>

  case 0x41:	// console polls for controller origins
    FlushReceiveBuffer(); // flush UART buffer
 8000508:	f000 f9ba 	bl	8000880 <FlushReceiveBuffer>
    SendOrigin(); // send origins
 800050c:	f000 f81a 	bl	8000544 <SendOrigin>
    break;
 8000510:	bf00      	nop
  }
  FlushReceiveBuffer(); // flush UART buffer for good measure
 8000512:	f000 f9b5 	bl	8000880 <FlushReceiveBuffer>
}
 8000516:	bf00      	nop
 8000518:	3708      	adds	r7, #8
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}

0800051e <SendPollResponse>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendPollResponse() // responds to console poll to check if a controller is plugged in (See GCN communication protocol guides)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	af00      	add	r7, sp, #0
  SetBaudSend(); // sets UART frame size to 6 (see function for details)
 8000522:	f000 f9cb 	bl	80008bc <SetBaudSend>

  SendByte(0x09); // send expected poll response bytes
 8000526:	2009      	movs	r0, #9
 8000528:	f000 f892 	bl	8000650 <SendByte>
  SendByte(0x00);
 800052c:	2000      	movs	r0, #0
 800052e:	f000 f88f 	bl	8000650 <SendByte>
  SendByte(0x03);
 8000532:	2003      	movs	r0, #3
 8000534:	f000 f88c 	bl	8000650 <SendByte>
  SendStopBit(); // sends stop bit (duh)
 8000538:	f000 f99a 	bl	8000870 <SendStopBit>

  SetBaudReceive(); // flushes buffer sets changes baud to 'receive mode' @1M baud (see function for details)
 800053c:	f000 f9ca 	bl	80008d4 <SetBaudReceive>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <SendOrigin>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendOrigin() // responds to console poll for origin (See GCN communication protocol guides)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  SetBaudSend(); // sets UART baud to 'send mode' @1.25M baud (see function for details)
 8000548:	f000 f9b8 	bl	80008bc <SetBaudSend>

  SendByte((uint8_t)0x00); // Sends Start, Y, X, B, A and some overhead stuff, format is usually [0,0,0,St,Y,X,B,A]
 800054c:	2000      	movs	r0, #0
 800054e:	f000 f87f 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x80); // Sends L, R, Z and Dpad inputs, format is usually [1,L,R,Z,Dup,Ddown,Dright,Dleft]
 8000552:	2080      	movs	r0, #128	; 0x80
 8000554:	f000 f87c 	bl	8000650 <SendByte>

  SendByte((uint8_t)128); // control stick inputs
 8000558:	2080      	movs	r0, #128	; 0x80
 800055a:	f000 f879 	bl	8000650 <SendByte>
  SendByte((uint8_t)128);
 800055e:	2080      	movs	r0, #128	; 0x80
 8000560:	f000 f876 	bl	8000650 <SendByte>

  SendByte((uint8_t)128); // c-stick inputs
 8000564:	2080      	movs	r0, #128	; 0x80
 8000566:	f000 f873 	bl	8000650 <SendByte>
  SendByte((uint8_t)128);
 800056a:	2080      	movs	r0, #128	; 0x80
 800056c:	f000 f870 	bl	8000650 <SendByte>

  SendByte((uint8_t)0x00); // analog L and R inputs
 8000570:	2000      	movs	r0, #0
 8000572:	f000 f86d 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x00);
 8000576:	2000      	movs	r0, #0
 8000578:	f000 f86a 	bl	8000650 <SendByte>

  SendByte((uint8_t)0x00); // null bytes (expected by console)
 800057c:	2000      	movs	r0, #0
 800057e:	f000 f867 	bl	8000650 <SendByte>
  SendByte((uint8_t)0x00);
 8000582:	2000      	movs	r0, #0
 8000584:	f000 f864 	bl	8000650 <SendByte>

  SendStopBit(); // stop bit
 8000588:	f000 f972 	bl	8000870 <SendStopBit>

  SetBaudReceive(); // flushes buffer sets changes baud to 'receive mode' @1M baud (see function for details)
 800058c:	f000 f9a2 	bl	80008d4 <SetBaudReceive>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}

08000594 <SendInputs>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void SendInputs() // sends inputs to console
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  SetBaudSend(); // sets UART baud to 'send mode' @1.25M baud (see function for details)
 8000598:	f000 f990 	bl	80008bc <SetBaudSend>

  SendByte(~(BTN_PIN) & BTN_StYXBA);                              // Sends Start, Y, X, B, A and some overhead stuff, format is usually [0,0,0,St,Y,X,B,A]
 800059c:	4b24      	ldr	r3, [pc, #144]	; (8000630 <SendInputs+0x9c>)
 800059e:	691b      	ldr	r3, [r3, #16]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	43db      	mvns	r3, r3
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	f003 031f 	and.w	r3, r3, #31
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 f84f 	bl	8000650 <SendByte>
  SendByte(((~(BTN_PIN) & BTN_LRZ) >> 1) | 0b10000000 | DPad); // Sends L, R, Z and Dpad inputs, format is usually [1,L,R,Z,Dup,Ddown,Dright,Dleft]
 80005b2:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <SendInputs+0x9c>)
 80005b4:	691b      	ldr	r3, [r3, #16]
 80005b6:	43db      	mvns	r3, r3
 80005b8:	085b      	lsrs	r3, r3, #1
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80005c0:	b2da      	uxtb	r2, r3
 80005c2:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <SendInputs+0xa0>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	4313      	orrs	r3, r2
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f83c 	bl	8000650 <SendByte>

  SendByte(ControlX); // control stick inputs
 80005d8:	4b17      	ldr	r3, [pc, #92]	; (8000638 <SendInputs+0xa4>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f836 	bl	8000650 <SendByte>
  SendByte(ControlY);
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <SendInputs+0xa8>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f830 	bl	8000650 <SendByte>

  SendByte(CstickX); // c-stick inputs
 80005f0:	4b13      	ldr	r3, [pc, #76]	; (8000640 <SendInputs+0xac>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f82a 	bl	8000650 <SendByte>
  SendByte(CstickY);
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <SendInputs+0xb0>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4618      	mov	r0, r3
 8000604:	f000 f824 	bl	8000650 <SendByte>

  SendByte(AnalogL); // analog L and R inputs
 8000608:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <SendInputs+0xb4>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	4618      	mov	r0, r3
 8000610:	f000 f81e 	bl	8000650 <SendByte>
  SendByte(AnalogR);
 8000614:	4b0d      	ldr	r3, [pc, #52]	; (800064c <SendInputs+0xb8>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f818 	bl	8000650 <SendByte>

  SendStopBit(); // stop bit
 8000620:	f000 f926 	bl	8000870 <SendStopBit>

  FlushReceiveBuffer();
 8000624:	f000 f92c 	bl	8000880 <FlushReceiveBuffer>

  SetBaudReceive(); // flushes buffer sets changes baud to 'receive mode' @1M baud (see function for details)
 8000628:	f000 f954 	bl	80008d4 <SetBaudReceive>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40020000 	.word	0x40020000
 8000634:	20000191 	.word	0x20000191
 8000638:	20000000 	.word	0x20000000
 800063c:	20000001 	.word	0x20000001
 8000640:	20000002 	.word	0x20000002
 8000644:	20000003 	.word	0x20000003
 8000648:	080077ce 	.word	0x080077ce
 800064c:	20000190 	.word	0x20000190

08000650 <SendByte>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendByte(uint8_t dataByte) // Sends a full GC byte to the console in pairs of GC bits using 4 UART bytes (1.25M baud needed for sending)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
  SendPair(Byte2GC((dataByte & 0b11000000) >> 6)); // splits byte into pairs, converts them to UART bytes and sends them
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	099b      	lsrs	r3, r3, #6
 800065e:	b2db      	uxtb	r3, r3
 8000660:	4618      	mov	r0, r3
 8000662:	f000 f8b7 	bl	80007d4 <Byte2GC>
 8000666:	4603      	mov	r3, r0
 8000668:	4618      	mov	r0, r3
 800066a:	f000 f887 	bl	800077c <SendPair>
  SendPair(Byte2GC((dataByte & 0b00110000) >> 4));
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	111b      	asrs	r3, r3, #4
 8000672:	b2db      	uxtb	r3, r3
 8000674:	f003 0303 	and.w	r3, r3, #3
 8000678:	b2db      	uxtb	r3, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f8aa 	bl	80007d4 <Byte2GC>
 8000680:	4603      	mov	r3, r0
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f87a 	bl	800077c <SendPair>
  SendPair(Byte2GC((dataByte & 0b00001100) >> 2));
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	109b      	asrs	r3, r3, #2
 800068c:	b2db      	uxtb	r3, r3
 800068e:	f003 0303 	and.w	r3, r3, #3
 8000692:	b2db      	uxtb	r3, r3
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f89d 	bl	80007d4 <Byte2GC>
 800069a:	4603      	mov	r3, r0
 800069c:	4618      	mov	r0, r3
 800069e:	f000 f86d 	bl	800077c <SendPair>
  SendPair(Byte2GC(dataByte & 0b00000011));
 80006a2:	79fb      	ldrb	r3, [r7, #7]
 80006a4:	f003 0303 	and.w	r3, r3, #3
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f892 	bl	80007d4 <Byte2GC>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 f862 	bl	800077c <SendPair>

  USART1->SR |= USART_SR_TC; // clear TRANSMIT_COMPLETE bit by writing a 1 to it (see STM32F411 datasheet)
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <SendByte+0x7c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a03      	ldr	r2, [pc, #12]	; (80006cc <SendByte+0x7c>)
 80006be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40011000 	.word	0x40011000

080006d0 <ReceiveByte>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceiveByte() // Receives 1 full GC byte as 4 UART bytes (requires 1M baud for receiving)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
  uint8_t first, second, third, last;

  first = ReceivePair(); // receive each pair of bytes
 80006d6:	f000 f869 	bl	80007ac <ReceivePair>
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  second = ReceivePair();
 80006de:	f000 f865 	bl	80007ac <ReceivePair>
 80006e2:	4603      	mov	r3, r0
 80006e4:	71bb      	strb	r3, [r7, #6]
  third = ReceivePair();
 80006e6:	f000 f861 	bl	80007ac <ReceivePair>
 80006ea:	4603      	mov	r3, r0
 80006ec:	717b      	strb	r3, [r7, #5]
  last = ReceivePair();
 80006ee:	f000 f85d 	bl	80007ac <ReceivePair>
 80006f2:	4603      	mov	r3, r0
 80006f4:	713b      	strb	r3, [r7, #4]

  first = GC2Byte(first); // convert UART bytes into GC bits
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 f88d 	bl	8000818 <GC2Byte>
 80006fe:	4603      	mov	r3, r0
 8000700:	71fb      	strb	r3, [r7, #7]
  second = GC2Byte(second);
 8000702:	79bb      	ldrb	r3, [r7, #6]
 8000704:	4618      	mov	r0, r3
 8000706:	f000 f887 	bl	8000818 <GC2Byte>
 800070a:	4603      	mov	r3, r0
 800070c:	71bb      	strb	r3, [r7, #6]
  third = GC2Byte(third);
 800070e:	797b      	ldrb	r3, [r7, #5]
 8000710:	4618      	mov	r0, r3
 8000712:	f000 f881 	bl	8000818 <GC2Byte>
 8000716:	4603      	mov	r3, r0
 8000718:	717b      	strb	r3, [r7, #5]
  last = GC2Byte(last);
 800071a:	793b      	ldrb	r3, [r7, #4]
 800071c:	4618      	mov	r0, r3
 800071e:	f000 f87b 	bl	8000818 <GC2Byte>
 8000722:	4603      	mov	r3, r0
 8000724:	713b      	strb	r3, [r7, #4]

  return (first << 6) | (second << 4) | (third << 2) | (last); // return GC byte
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	019b      	lsls	r3, r3, #6
 800072a:	b25a      	sxtb	r2, r3
 800072c:	79bb      	ldrb	r3, [r7, #6]
 800072e:	011b      	lsls	r3, r3, #4
 8000730:	b25b      	sxtb	r3, r3
 8000732:	4313      	orrs	r3, r2
 8000734:	b25a      	sxtb	r2, r3
 8000736:	797b      	ldrb	r3, [r7, #5]
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	b25b      	sxtb	r3, r3
 800073c:	4313      	orrs	r3, r2
 800073e:	b25a      	sxtb	r2, r3
 8000740:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000744:	4313      	orrs	r3, r2
 8000746:	b25b      	sxtb	r3, r3
 8000748:	b2db      	uxtb	r3, r3
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <ReceiveRumbleByte>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceiveRumbleByte() // receives byte and checks last bit for rumble state
{
 8000752:	b580      	push	{r7, lr}
 8000754:	af00      	add	r7, sp, #0
  // uint8_t first, second, third, last;

  ReceivePair(); // skip first few bytes
 8000756:	f000 f829 	bl	80007ac <ReceivePair>
  ReceivePair();
 800075a:	f000 f827 	bl	80007ac <ReceivePair>
  ReceivePair();
 800075e:	f000 f825 	bl	80007ac <ReceivePair>

  SetRumble(	     // reads UART and sets rumble based on the final console bit
 8000762:	f000 f823 	bl	80007ac <ReceivePair>
 8000766:	4603      	mov	r3, r0
 8000768:	4618      	mov	r0, r3
 800076a:	f000 f855 	bl	8000818 <GC2Byte>
 800076e:	4603      	mov	r3, r0
 8000770:	4618      	mov	r0, r3
 8000772:	f000 f8c1 	bl	80008f8 <SetRumble>
      GC2Byte(		// converts it to UART
	  ReceivePair())); // receives the last pair of bits
}
 8000776:	bf00      	nop
 8000778:	4618      	mov	r0, r3
 800077a:	bd80      	pop	{r7, pc}

0800077c <SendPair>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void SendPair(uint8_t sent) // sends UART Byte via TX (needs 1.25M baud for sending)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
  while (!(USART1->SR & USART_SR_TXE))
 8000786:	bf00      	nop
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <SendPair+0x2c>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0f9      	beq.n	8000788 <SendPair+0xc>
    ;                // wait for TX buffer to be ready to send data

  USART1->DR = sent; // send data
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <SendPair+0x2c>)
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	6053      	str	r3, [r2, #4]
}
 800079a:	bf00      	nop
 800079c:	370c      	adds	r7, #12
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40011000 	.word	0x40011000

080007ac <ReceivePair>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
uint8_t ReceivePair() // receives UART byte via RX (SHOULD USE 8-BIT FRAME)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  while (!(USART1->SR & USART_SR_RXNE))
 80007b0:	bf00      	nop
 80007b2:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <ReceivePair+0x24>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f003 0320 	and.w	r3, r3, #32
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f9      	beq.n	80007b2 <ReceivePair+0x6>
    ; // wait for data to be received

  return USART1->DR; // read data
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <ReceivePair+0x24>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	b2db      	uxtb	r3, r3
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40011000 	.word	0x40011000

080007d4 <Byte2GC>:

uint8_t Byte2GC(uint8_t dataByte) // translates 2 GC bits into one UART byte - NAMED THIS WAY BECAUSE IT IS USED TO SEND DATA TO CONSOLES
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
  switch (dataByte) // UART sends bits LSB first (unlike GC which sends them MSB first) so these have to be flipped
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d813      	bhi.n	800080c <Byte2GC+0x38>
 80007e4:	a201      	add	r2, pc, #4	; (adr r2, 80007ec <Byte2GC+0x18>)
 80007e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ea:	bf00      	nop
 80007ec:	080007fd 	.word	0x080007fd
 80007f0:	08000801 	.word	0x08000801
 80007f4:	08000805 	.word	0x08000805
 80007f8:	08000809 	.word	0x08000809
  {
    // start & stop bits in []
		  // GC bits      desired output            sent UART       	UART input
  case 0b00:
    return 0x08; // 0b00   ->    [0]00010000[1] -> (flip) -> [0]00001000[1]  ->  0x08
 80007fc:	2308      	movs	r3, #8
 80007fe:	e005      	b.n	800080c <Byte2GC+0x38>
  case 0b01:
    return 0xE8; // 0b01   ->    [0]00010111[1] -> (flip) -> [0]11101000[1]  ->  0xE8
 8000800:	23e8      	movs	r3, #232	; 0xe8
 8000802:	e003      	b.n	800080c <Byte2GC+0x38>
  case 0b10:
    return 0x0F; // 0b10   ->    [0]11110000[1] -> (flip) -> [0]00001111[1]  ->  0x0F
 8000804:	230f      	movs	r3, #15
 8000806:	e001      	b.n	800080c <Byte2GC+0x38>
  case 0b11:
    return 0xEF; // 0b11   ->    [0]11110111[1] -> (flip) -> [0]11101111[1]  ->  0xEF
 8000808:	23ef      	movs	r3, #239	; 0xef
 800080a:	e7ff      	b.n	800080c <Byte2GC+0x38>
  }
}
 800080c:	4618      	mov	r0, r3
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <GC2Byte>:

uint8_t GC2Byte(uint8_t dataByte) // translates 1 UART byte to 2 GC bits - NAMED THIS WAY BECAUSE IT IS USED TO RECEIVE DATA FROM CONSOLES
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
  dataByte &= 0b01010010; // we only care about checking the 2nd and 2nd-last in the UART since they correspond with the GC bits (possible values )
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	f003 0352 	and.w	r3, r3, #82	; 0x52
 8000828:	71fb      	strb	r3, [r7, #7]
                          // the middle bit is checked to see if its a stop bit (1 if stop bit)

  switch (dataByte)
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b52      	cmp	r3, #82	; 0x52
 800082e:	d016      	beq.n	800085e <GC2Byte+0x46>
 8000830:	2b52      	cmp	r3, #82	; 0x52
 8000832:	dc16      	bgt.n	8000862 <GC2Byte+0x4a>
 8000834:	2b42      	cmp	r3, #66	; 0x42
 8000836:	d010      	beq.n	800085a <GC2Byte+0x42>
 8000838:	2b42      	cmp	r3, #66	; 0x42
 800083a:	dc12      	bgt.n	8000862 <GC2Byte+0x4a>
 800083c:	2b40      	cmp	r3, #64	; 0x40
 800083e:	d008      	beq.n	8000852 <GC2Byte+0x3a>
 8000840:	2b40      	cmp	r3, #64	; 0x40
 8000842:	dc0e      	bgt.n	8000862 <GC2Byte+0x4a>
 8000844:	2b00      	cmp	r3, #0
 8000846:	d002      	beq.n	800084e <GC2Byte+0x36>
 8000848:	2b02      	cmp	r3, #2
 800084a:	d004      	beq.n	8000856 <GC2Byte+0x3e>
 800084c:	e009      	b.n	8000862 <GC2Byte+0x4a>
  {
  case 0x00: 	// 0b 0000 0000
    return 0;
 800084e:	2300      	movs	r3, #0
 8000850:	e008      	b.n	8000864 <GC2Byte+0x4c>
  case 0x40:	// 0b 0100 0000
    return 1;
 8000852:	2301      	movs	r3, #1
 8000854:	e006      	b.n	8000864 <GC2Byte+0x4c>
  case 0x02:	// 0b 0000 0010
    return 2;
 8000856:	2302      	movs	r3, #2
 8000858:	e004      	b.n	8000864 <GC2Byte+0x4c>
  case 0x42:	// 0b 0100 0010
    return 3;
 800085a:	2303      	movs	r3, #3
 800085c:	e002      	b.n	8000864 <GC2Byte+0x4c>
  case 0x52:	// 0b 0101 0010
    return 255; // STOP bit if input is 0b 0101 0010
 800085e:	23ff      	movs	r3, #255	; 0xff
 8000860:	e000      	b.n	8000864 <GC2Byte+0x4c>
  default:
    return 0; // default to 00 if something goes wrong
 8000862:	2300      	movs	r3, #0
  }
}
 8000864:	4618      	mov	r0, r3
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <SendStopBit>:

void SendStopBit()
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  SendPair(0xFF); // send (01111111) stop bit to tell console that your message is done
 8000874:	20ff      	movs	r0, #255	; 0xff
 8000876:	f7ff ff81 	bl	800077c <SendPair>
}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <FlushReceiveBuffer>:

void FlushReceiveBuffer() // clear receiver buffer before changing frame size or awaiting new messages from the console
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
  while (!(USART1->SR & USART_SR_TC)) // wait for transmitting to be done
 8000886:	bf00      	nop
 8000888:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <FlushReceiveBuffer+0x38>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000890:	2b00      	cmp	r3, #0
 8000892:	d0f9      	beq.n	8000888 <FlushReceiveBuffer+0x8>
    ;
  uint32_t dummy;			// dummy variable

  while (USART1->SR & USART_SR_RXNE)
 8000894:	e002      	b.n	800089c <FlushReceiveBuffer+0x1c>
    dummy = USART1->DR; // read data until no more data is in the buffer
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <FlushReceiveBuffer+0x38>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	607b      	str	r3, [r7, #4]
  while (USART1->SR & USART_SR_RXNE)
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <FlushReceiveBuffer+0x38>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f003 0320 	and.w	r3, r3, #32
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d1f6      	bne.n	8000896 <FlushReceiveBuffer+0x16>
}
 80008a8:	bf00      	nop
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40011000 	.word	0x40011000

080008bc <SetBaudSend>:

//SETTING BAUD RATE - console communication use 5ms bits for console->controller messages and 4ms bits for controller->console messages
//			therefore the baud needs to be adjusted for each case between sending/receiving messages

void SetBaudSend() // changes UART baud rate to 1.25M (after receiving a console command and before sending a controller message - this baud is used for sending)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  FlushReceiveBuffer();
 80008c0:	f7ff ffde 	bl	8000880 <FlushReceiveBuffer>
  USART1->BRR = 0x095; // set baud to 1.25M
 80008c4:	4b02      	ldr	r3, [pc, #8]	; (80008d0 <SetBaudSend+0x14>)
 80008c6:	2295      	movs	r2, #149	; 0x95
 80008c8:	609a      	str	r2, [r3, #8]
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40011000 	.word	0x40011000

080008d4 <SetBaudReceive>:

void SetBaudReceive() // changes UART Baud rate to 1M (after receiving sending a controller message - this is the default baud for receiving data from the console)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  FlushReceiveBuffer();
 80008d8:	f7ff ffd2 	bl	8000880 <FlushReceiveBuffer>
  while (!(USART1->SR & USART_SR_TC))
 80008dc:	bf00      	nop
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <SetBaudReceive+0x20>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d0f9      	beq.n	80008de <SetBaudReceive+0xa>
    ; // wait for transmit buffer to be clear (i.e. wait for the controller message to be sent)
  USART1->BRR = 0x0C0; // set baud to 1M
 80008ea:	4b02      	ldr	r3, [pc, #8]	; (80008f4 <SetBaudReceive+0x20>)
 80008ec:	22c0      	movs	r2, #192	; 0xc0
 80008ee:	609a      	str	r2, [r3, #8]
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40011000 	.word	0x40011000

080008f8 <SetRumble>:


void SetRumble(uint8_t command) // takes pair of console bits in the form of UART
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
  RMBL_PIN &= ~RMBL_MASK;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <SetRumble+0x38>)
 8000904:	695b      	ldr	r3, [r3, #20]
 8000906:	4a0a      	ldr	r2, [pc, #40]	; (8000930 <SetRumble+0x38>)
 8000908:	f023 0310 	bic.w	r3, r3, #16
 800090c:	6153      	str	r3, [r2, #20]
  RMBL_PIN |= (RMBL_MASK) * (command & 1);
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <SetRumble+0x38>)
 8000910:	695b      	ldr	r3, [r3, #20]
 8000912:	79fa      	ldrb	r2, [r7, #7]
 8000914:	f002 0201 	and.w	r2, r2, #1
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	4611      	mov	r1, r2
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <SetRumble+0x38>)
 800091e:	430b      	orrs	r3, r1
 8000920:	6153      	str	r3, [r2, #20]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40020400 	.word	0x40020400

08000934 <Digital_Analog_Conversion>:

//uint32_t PB; // debug only
//uint32_t PA;

void Digital_Analog_Conversion() // main DAC function, takes care of updating analog inputs and Dpad
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
//  PB = GPIOB->IDR; // debug
//  PA = GPIOA->IDR;

  ControlDAC(); // DAC for analog sticks + dpad
 8000938:	f000 f806 	bl	8000948 <ControlDAC>
  TriggersDAC(); // DAC for analog trigger presses
 800093c:	f000 fdfc 	bl	8001538 <TriggersDAC>

  UpdateAnalog(); // update control stick + dpad value
 8000940:	f000 fe98 	bl	8001674 <UpdateAnalog>
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <ControlDAC>:

void ControlDAC() // DAC for analog sticks + dpad - mostly based on Crane's DAC software in his fantastic firmware - https://github.com/Crane1195/CL-FW
{		  // some code here was orignially written for slower AVR chips, so its optimized for speed rather than human readability
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

  posX = SOCD_TwoIPNoR((CTRL_PIN & CTRL_HORIZ), &Ctrl_SOCD_X);			// figure out SOCD for analog sticks
 800094e:	4ba9      	ldr	r3, [pc, #676]	; (8000bf4 <ControlDAC+0x2ac>)
 8000950:	691b      	ldr	r3, [r3, #16]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	f003 0303 	and.w	r3, r3, #3
 8000958:	b2db      	uxtb	r3, r3
 800095a:	49a7      	ldr	r1, [pc, #668]	; (8000bf8 <ControlDAC+0x2b0>)
 800095c:	4618      	mov	r0, r3
 800095e:	f000 fe35 	bl	80015cc <SOCD_TwoIPNoR>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	4ba5      	ldr	r3, [pc, #660]	; (8000bfc <ControlDAC+0x2b4>)
 8000968:	801a      	strh	r2, [r3, #0]
  posY = SOCD_TwoIPNoR((CTRL_PIN & CTRL_VERT) >> CTRL_UP, &Ctrl_SOCD_Y);	// SOCD used is TwoIPNoR
 800096a:	4ba2      	ldr	r3, [pc, #648]	; (8000bf4 <ControlDAC+0x2ac>)
 800096c:	691b      	ldr	r3, [r3, #16]
 800096e:	099b      	lsrs	r3, r3, #6
 8000970:	b2db      	uxtb	r3, r3
 8000972:	f003 0303 	and.w	r3, r3, #3
 8000976:	b2db      	uxtb	r3, r3
 8000978:	49a1      	ldr	r1, [pc, #644]	; (8000c00 <ControlDAC+0x2b8>)
 800097a:	4618      	mov	r0, r3
 800097c:	f000 fe26 	bl	80015cc <SOCD_TwoIPNoR>
 8000980:	4603      	mov	r3, r0
 8000982:	461a      	mov	r2, r3
 8000984:	4b9f      	ldr	r3, [pc, #636]	; (8000c04 <ControlDAC+0x2bc>)
 8000986:	801a      	strh	r2, [r3, #0]

  posCX = SOCD_TwoIPNoR((CSTK_PIN & CSTK_HORIZ) >> CSTK_RIGHT, &CStk_SOCD_X);
 8000988:	4b9a      	ldr	r3, [pc, #616]	; (8000bf4 <ControlDAC+0x2ac>)
 800098a:	691b      	ldr	r3, [r3, #16]
 800098c:	0b1b      	lsrs	r3, r3, #12
 800098e:	b2db      	uxtb	r3, r3
 8000990:	f003 0303 	and.w	r3, r3, #3
 8000994:	b2db      	uxtb	r3, r3
 8000996:	499c      	ldr	r1, [pc, #624]	; (8000c08 <ControlDAC+0x2c0>)
 8000998:	4618      	mov	r0, r3
 800099a:	f000 fe17 	bl	80015cc <SOCD_TwoIPNoR>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b9a      	ldr	r3, [pc, #616]	; (8000c0c <ControlDAC+0x2c4>)
 80009a4:	801a      	strh	r2, [r3, #0]
  posCY = SOCD_TwoIPNoR((CSTK_PIN & CSTK_VERT) >> CSTK_UP, &CStk_SOCD_Y);
 80009a6:	4b93      	ldr	r3, [pc, #588]	; (8000bf4 <ControlDAC+0x2ac>)
 80009a8:	691b      	ldr	r3, [r3, #16]
 80009aa:	0b9b      	lsrs	r3, r3, #14
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	f003 0303 	and.w	r3, r3, #3
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	4996      	ldr	r1, [pc, #600]	; (8000c10 <ControlDAC+0x2c8>)
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 fe08 	bl	80015cc <SOCD_TwoIPNoR>
 80009bc:	4603      	mov	r3, r0
 80009be:	461a      	mov	r2, r3
 80009c0:	4b94      	ldr	r3, [pc, #592]	; (8000c14 <ControlDAC+0x2cc>)
 80009c2:	801a      	strh	r2, [r3, #0]


  if (!dPad_on)
 80009c4:	4b94      	ldr	r3, [pc, #592]	; (8000c18 <ControlDAC+0x2d0>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	f083 0301 	eor.w	r3, r3, #1
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d019      	beq.n	8000a06 <ControlDAC+0xbe>
  {
    CstickX = NEUTRAL + (MAXOFFSET * posCX); // update C-stick values directly if Dpad mode is off
 80009d2:	4b8e      	ldr	r3, [pc, #568]	; (8000c0c <ControlDAC+0x2c4>)
 80009d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	461a      	mov	r2, r3
 80009dc:	0092      	lsls	r2, r2, #2
 80009de:	4413      	add	r3, r2
 80009e0:	011b      	lsls	r3, r3, #4
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	3b80      	subs	r3, #128	; 0x80
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b8c      	ldr	r3, [pc, #560]	; (8000c1c <ControlDAC+0x2d4>)
 80009ea:	701a      	strb	r2, [r3, #0]
    CstickY = NEUTRAL + (MAXOFFSET * posCY);
 80009ec:	4b89      	ldr	r3, [pc, #548]	; (8000c14 <ControlDAC+0x2cc>)
 80009ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	461a      	mov	r2, r3
 80009f6:	0092      	lsls	r2, r2, #2
 80009f8:	4413      	add	r3, r2
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	3b80      	subs	r3, #128	; 0x80
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	4b87      	ldr	r3, [pc, #540]	; (8000c20 <ControlDAC+0x2d8>)
 8000a04:	701a      	strb	r2, [r3, #0]
  }
  dPad_on = false;
 8000a06:	4b84      	ldr	r3, [pc, #528]	; (8000c18 <ControlDAC+0x2d0>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]

  uint8_t mod = (CTRL_PIN & CTRL_MOD) >> CTRL_MX; // bit 0 is MODX and bit 1 is MODY
 8000a0c:	4b79      	ldr	r3, [pc, #484]	; (8000bf4 <ControlDAC+0x2ac>)
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	f003 0303 	and.w	r3, r3, #3
 8000a18:	71bb      	strb	r3, [r7, #6]

  // check if input is horizontal (0b0001), vertical (0b0010) or diagonal (0b0100)
  uint8_t Direction = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	71fb      	strb	r3, [r7, #7]

  DAC_ControlX = NEUTRAL;
 8000a1e:	4b81      	ldr	r3, [pc, #516]	; (8000c24 <ControlDAC+0x2dc>)
 8000a20:	2280      	movs	r2, #128	; 0x80
 8000a22:	701a      	strb	r2, [r3, #0]
  DAC_ControlY = NEUTRAL;
 8000a24:	4b80      	ldr	r3, [pc, #512]	; (8000c28 <ControlDAC+0x2e0>)
 8000a26:	2280      	movs	r2, #128	; 0x80
 8000a28:	701a      	strb	r2, [r3, #0]

  if (posX)
 8000a2a:	4b74      	ldr	r3, [pc, #464]	; (8000bfc <ControlDAC+0x2b4>)
 8000a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d003      	beq.n	8000a3c <ControlDAC+0xf4>
    Direction |= 0b00000001;
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	f043 0301 	orr.w	r3, r3, #1
 8000a3a:	71fb      	strb	r3, [r7, #7]
  if (posY)
 8000a3c:	4b71      	ldr	r3, [pc, #452]	; (8000c04 <ControlDAC+0x2bc>)
 8000a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d003      	beq.n	8000a4e <ControlDAC+0x106>
    Direction |= 0b00000010;
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	71fb      	strb	r3, [r7, #7]
  if (Direction == 0b00000011)
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2b03      	cmp	r3, #3
 8000a52:	d101      	bne.n	8000a58 <ControlDAC+0x110>
    Direction = 0b00000100;
 8000a54:	2304      	movs	r3, #4
 8000a56:	71fb      	strb	r3, [r7, #7]


  switch (mod) // check combination of ModX and ModY
 8000a58:	79bb      	ldrb	r3, [r7, #6]
 8000a5a:	2b03      	cmp	r3, #3
 8000a5c:	f200 853c 	bhi.w	80014d8 <ControlDAC+0xb90>
 8000a60:	a201      	add	r2, pc, #4	; (adr r2, 8000a68 <ControlDAC+0x120>)
 8000a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a66:	bf00      	nop
 8000a68:	080014d3 	.word	0x080014d3
 8000a6c:	0800106b 	.word	0x0800106b
 8000a70:	08000b7f 	.word	0x08000b7f
 8000a74:	08000a79 	.word	0x08000a79
  {
  case 0b00000011: // neither pressed ///////////////////////////////////////////////////////////////////////

    switch (Direction) // check direction
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	2b04      	cmp	r3, #4
 8000a7c:	d02c      	beq.n	8000ad8 <ControlDAC+0x190>
 8000a7e:	2b04      	cmp	r3, #4
 8000a80:	f300 8545 	bgt.w	800150e <ControlDAC+0xbc6>
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d003      	beq.n	8000a90 <ControlDAC+0x148>
 8000a88:	2b02      	cmp	r3, #2
 8000a8a:	d013      	beq.n	8000ab4 <ControlDAC+0x16c>
      // ELSE
      DAC_ControlX += (DIAGONAL_X * posX);
      DAC_ControlY += (DIAGONAL_Y * posY);
      return;
    }
    return;
 8000a8c:	f000 bd3f 	b.w	800150e <ControlDAC+0xbc6>
      DAC_ControlX += (MAXOFFSET * posX);
 8000a90:	4b5a      	ldr	r3, [pc, #360]	; (8000bfc <ControlDAC+0x2b4>)
 8000a92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	0092      	lsls	r2, r2, #2
 8000a9c:	4413      	add	r3, r2
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	4b60      	ldr	r3, [pc, #384]	; (8000c24 <ControlDAC+0x2dc>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	4413      	add	r3, r2
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b5d      	ldr	r3, [pc, #372]	; (8000c24 <ControlDAC+0x2dc>)
 8000aae:	701a      	strb	r2, [r3, #0]
      return;
 8000ab0:	f000 bd32 	b.w	8001518 <ControlDAC+0xbd0>
      DAC_ControlY += (MAXOFFSET * posY);
 8000ab4:	4b53      	ldr	r3, [pc, #332]	; (8000c04 <ControlDAC+0x2bc>)
 8000ab6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	461a      	mov	r2, r3
 8000abe:	0092      	lsls	r2, r2, #2
 8000ac0:	4413      	add	r3, r2
 8000ac2:	011b      	lsls	r3, r3, #4
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4b58      	ldr	r3, [pc, #352]	; (8000c28 <ControlDAC+0x2e0>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4413      	add	r3, r2
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b55      	ldr	r3, [pc, #340]	; (8000c28 <ControlDAC+0x2e0>)
 8000ad2:	701a      	strb	r2, [r3, #0]
      return;
 8000ad4:	f000 bd20 	b.w	8001518 <ControlDAC+0xbd0>
      if ((~BTN_PIN & BTN_LR) || (~SHIELD_PIN & SHIELD_MOD))
 8000ad8:	4b54      	ldr	r3, [pc, #336]	; (8000c2c <ControlDAC+0x2e4>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d106      	bne.n	8000af4 <ControlDAC+0x1ac>
 8000ae6:	4b51      	ldr	r3, [pc, #324]	; (8000c2c <ControlDAC+0x2e4>)
 8000ae8:	691b      	ldr	r3, [r3, #16]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d022      	beq.n	8000b3a <ControlDAC+0x1f2>
        DAC_ControlX += (DIAG_SHIELD_X * posX);
 8000af4:	4b41      	ldr	r3, [pc, #260]	; (8000bfc <ControlDAC+0x2b4>)
 8000af6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	461a      	mov	r2, r3
 8000afe:	00d2      	lsls	r2, r2, #3
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4b47      	ldr	r3, [pc, #284]	; (8000c24 <ControlDAC+0x2dc>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	4b44      	ldr	r3, [pc, #272]	; (8000c24 <ControlDAC+0x2dc>)
 8000b12:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (DIAG_SHIELD_Y * posY);
 8000b14:	4b3b      	ldr	r3, [pc, #236]	; (8000c04 <ControlDAC+0x2bc>)
 8000b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	00d2      	lsls	r2, r2, #3
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	00d2      	lsls	r2, r2, #3
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	4b3f      	ldr	r3, [pc, #252]	; (8000c28 <ControlDAC+0x2e0>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	4413      	add	r3, r2
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4b3d      	ldr	r3, [pc, #244]	; (8000c28 <ControlDAC+0x2e0>)
 8000b34:	701a      	strb	r2, [r3, #0]
        return;
 8000b36:	f000 bcef 	b.w	8001518 <ControlDAC+0xbd0>
      DAC_ControlX += (DIAGONAL_X * posX);
 8000b3a:	4b30      	ldr	r3, [pc, #192]	; (8000bfc <ControlDAC+0x2b4>)
 8000b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	461a      	mov	r2, r3
 8000b44:	00d2      	lsls	r2, r2, #3
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	4b35      	ldr	r3, [pc, #212]	; (8000c24 <ControlDAC+0x2dc>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	4413      	add	r3, r2
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b33      	ldr	r3, [pc, #204]	; (8000c24 <ControlDAC+0x2dc>)
 8000b58:	701a      	strb	r2, [r3, #0]
      DAC_ControlY += (DIAGONAL_Y * posY);
 8000b5a:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <ControlDAC+0x2bc>)
 8000b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	461a      	mov	r2, r3
 8000b64:	00d2      	lsls	r2, r2, #3
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	4b2e      	ldr	r3, [pc, #184]	; (8000c28 <ControlDAC+0x2e0>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	4413      	add	r3, r2
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4b2c      	ldr	r3, [pc, #176]	; (8000c28 <ControlDAC+0x2e0>)
 8000b78:	701a      	strb	r2, [r3, #0]
      return;
 8000b7a:	f000 bccd 	b.w	8001518 <ControlDAC+0xbd0>
  case 0b00000010: // modx pressed //////////////////////////////////////////////////////////////////////////////////
    switch (Direction) // check direction
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	2b04      	cmp	r3, #4
 8000b82:	f000 8086 	beq.w	8000c92 <ControlDAC+0x34a>
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	f300 824b 	bgt.w	8001022 <ControlDAC+0x6da>
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d002      	beq.n	8000b96 <ControlDAC+0x24e>
 8000b90:	2b02      	cmp	r3, #2
 8000b92:	d04d      	beq.n	8000c30 <ControlDAC+0x2e8>
 8000b94:	e245      	b.n	8001022 <ControlDAC+0x6da>
    {
    case (0b00000001):             // horizontal /////////////////////////////////
      if (~BTN_PIN & (1 << BTN_B)) // if B is pressed
 8000b96:	4b25      	ldr	r3, [pc, #148]	; (8000c2c <ControlDAC+0x2e4>)
 8000b98:	691b      	ldr	r3, [r3, #16]
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	f003 0302 	and.w	r3, r3, #2
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d013      	beq.n	8000bcc <ControlDAC+0x284>
      {
        DAC_ControlX += (MODX_H_B_X * posX); // side-b nerf
 8000ba4:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <ControlDAC+0x2b4>)
 8000ba6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	0052      	lsls	r2, r2, #1
 8000bb0:	441a      	add	r2, r3
 8000bb2:	0092      	lsls	r2, r2, #2
 8000bb4:	441a      	add	r2, r3
 8000bb6:	0092      	lsls	r2, r2, #2
 8000bb8:	4413      	add	r3, r2
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <ControlDAC+0x2dc>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	4413      	add	r3, r2
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <ControlDAC+0x2dc>)
 8000bc8:	701a      	strb	r2, [r3, #0]
        break;
 8000bca:	e22a      	b.n	8001022 <ControlDAC+0x6da>
      }
      // ELSE
      DAC_ControlX += (MODX_H_X * posX);
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <ControlDAC+0x2b4>)
 8000bce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	441a      	add	r2, r3
 8000bda:	0092      	lsls	r2, r2, #2
 8000bdc:	441a      	add	r2, r3
 8000bde:	0092      	lsls	r2, r2, #2
 8000be0:	4413      	add	r3, r2
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <ControlDAC+0x2dc>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4413      	add	r3, r2
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <ControlDAC+0x2dc>)
 8000bf0:	701a      	strb	r2, [r3, #0]
      break;
 8000bf2:	e216      	b.n	8001022 <ControlDAC+0x6da>
 8000bf4:	40020400 	.word	0x40020400
 8000bf8:	2000018c 	.word	0x2000018c
 8000bfc:	20000184 	.word	0x20000184
 8000c00:	2000018d 	.word	0x2000018d
 8000c04:	20000186 	.word	0x20000186
 8000c08:	2000018e 	.word	0x2000018e
 8000c0c:	20000188 	.word	0x20000188
 8000c10:	2000018f 	.word	0x2000018f
 8000c14:	2000018a 	.word	0x2000018a
 8000c18:	20000192 	.word	0x20000192
 8000c1c:	20000002 	.word	0x20000002
 8000c20:	20000003 	.word	0x20000003
 8000c24:	200001aa 	.word	0x200001aa
 8000c28:	200001a9 	.word	0x200001a9
 8000c2c:	40020000 	.word	0x40020000

    case (0b00000010):             // vertical /////////////////////////////////
      if (~BTN_PIN & (1 << BTN_B)) // if B is pressed
 8000c30:	4ba2      	ldr	r3, [pc, #648]	; (8000ebc <ControlDAC+0x574>)
 8000c32:	691b      	ldr	r3, [r3, #16]
 8000c34:	43db      	mvns	r3, r3
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d014      	beq.n	8000c68 <ControlDAC+0x320>
      {
        DAC_ControlY += (MODX_V_B_Y * posY); // side-b nerf
 8000c3e:	4ba0      	ldr	r3, [pc, #640]	; (8000ec0 <ControlDAC+0x578>)
 8000c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	461a      	mov	r2, r3
 8000c48:	0052      	lsls	r2, r2, #1
 8000c4a:	441a      	add	r2, r3
 8000c4c:	4611      	mov	r1, r2
 8000c4e:	00c9      	lsls	r1, r1, #3
 8000c50:	1a8a      	subs	r2, r1, r2
 8000c52:	0052      	lsls	r2, r2, #1
 8000c54:	4413      	add	r3, r2
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	4b9a      	ldr	r3, [pc, #616]	; (8000ec4 <ControlDAC+0x57c>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	4413      	add	r3, r2
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b98      	ldr	r3, [pc, #608]	; (8000ec4 <ControlDAC+0x57c>)
 8000c64:	701a      	strb	r2, [r3, #0]
        break;
 8000c66:	e1dc      	b.n	8001022 <ControlDAC+0x6da>
      }
      // ELSE
      DAC_ControlY += (MODX_V_Y * posY);
 8000c68:	4b95      	ldr	r3, [pc, #596]	; (8000ec0 <ControlDAC+0x578>)
 8000c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	0052      	lsls	r2, r2, #1
 8000c74:	441a      	add	r2, r3
 8000c76:	4611      	mov	r1, r2
 8000c78:	00c9      	lsls	r1, r1, #3
 8000c7a:	1a8a      	subs	r2, r1, r2
 8000c7c:	0052      	lsls	r2, r2, #1
 8000c7e:	4413      	add	r3, r2
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	4b90      	ldr	r3, [pc, #576]	; (8000ec4 <ControlDAC+0x57c>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	4413      	add	r3, r2
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	4b8d      	ldr	r3, [pc, #564]	; (8000ec4 <ControlDAC+0x57c>)
 8000c8e:	701a      	strb	r2, [r3, #0]
      break;
 8000c90:	e1c7      	b.n	8001022 <ControlDAC+0x6da>

    case (0b00000100):       // diagonal //////////////////////////////////
      if (~BTN_PIN & BTN_LR) // if L/R are pressed
 8000c92:	4b8a      	ldr	r3, [pc, #552]	; (8000ebc <ControlDAC+0x574>)
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	43db      	mvns	r3, r3
 8000c98:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d024      	beq.n	8000cea <ControlDAC+0x3a2>
      {
        DAC_ControlX += (MODX_D_SHIELD_X * posX); // MODX wavedash
 8000ca0:	4b89      	ldr	r3, [pc, #548]	; (8000ec8 <ControlDAC+0x580>)
 8000ca2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	461a      	mov	r2, r3
 8000caa:	0052      	lsls	r2, r2, #1
 8000cac:	4413      	add	r3, r2
 8000cae:	461a      	mov	r2, r3
 8000cb0:	0111      	lsls	r1, r2, #4
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	4413      	add	r3, r2
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	4b84      	ldr	r3, [pc, #528]	; (8000ecc <ControlDAC+0x584>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	4413      	add	r3, r2
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	4b81      	ldr	r3, [pc, #516]	; (8000ecc <ControlDAC+0x584>)
 8000cc6:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_D_SHIELD_Y * posY);
 8000cc8:	4b7d      	ldr	r3, [pc, #500]	; (8000ec0 <ControlDAC+0x578>)
 8000cca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	0112      	lsls	r2, r2, #4
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b7a      	ldr	r3, [pc, #488]	; (8000ec4 <ControlDAC+0x57c>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b77      	ldr	r3, [pc, #476]	; (8000ec4 <ControlDAC+0x57c>)
 8000ce6:	701a      	strb	r2, [r3, #0]
        break;
 8000ce8:	e19b      	b.n	8001022 <ControlDAC+0x6da>
      }

      // ELSE
      if (!(~CSTK_PIN & CSTK_CSTK)) // if Cstick buttons are NOT pressed
 8000cea:	4b79      	ldr	r3, [pc, #484]	; (8000ed0 <ControlDAC+0x588>)
 8000cec:	691b      	ldr	r3, [r3, #16]
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d125      	bne.n	8000d44 <ControlDAC+0x3fc>
      {
        DAC_ControlX += (MODX_DIAG_X * posX); // MODX tilt
 8000cf8:	4b73      	ldr	r3, [pc, #460]	; (8000ec8 <ControlDAC+0x580>)
 8000cfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	461a      	mov	r2, r3
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	1ad2      	subs	r2, r2, r3
 8000d06:	0092      	lsls	r2, r2, #2
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	4b6f      	ldr	r3, [pc, #444]	; (8000ecc <ControlDAC+0x584>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	4413      	add	r3, r2
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b6d      	ldr	r3, [pc, #436]	; (8000ecc <ControlDAC+0x584>)
 8000d18:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_DIAG_Y * posY);
 8000d1a:	4b69      	ldr	r3, [pc, #420]	; (8000ec0 <ControlDAC+0x578>)
 8000d1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	461a      	mov	r2, r3
 8000d24:	0092      	lsls	r2, r2, #2
 8000d26:	4413      	add	r3, r2
 8000d28:	461a      	mov	r2, r3
 8000d2a:	0091      	lsls	r1, r2, #2
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	460b      	mov	r3, r1
 8000d30:	4413      	add	r3, r2
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	4b63      	ldr	r3, [pc, #396]	; (8000ec4 <ControlDAC+0x57c>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	4413      	add	r3, r2
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	4b61      	ldr	r3, [pc, #388]	; (8000ec4 <ControlDAC+0x57c>)
 8000d40:	701a      	strb	r2, [r3, #0]
        break;
 8000d42:	e16e      	b.n	8001022 <ControlDAC+0x6da>
      }

      // ELSE
      if (~BTN_PIN & (1 << BTN_B)) // if B is held for extended angles
 8000d44:	4b5d      	ldr	r3, [pc, #372]	; (8000ebc <ControlDAC+0x574>)
 8000d46:	691b      	ldr	r3, [r3, #16]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 80c0 	beq.w	8000ed4 <ControlDAC+0x58c>
      {
        if (~CSTK_PIN & (1 << CSTK_DOWN))
 8000d54:	4b5e      	ldr	r3, [pc, #376]	; (8000ed0 <ControlDAC+0x588>)
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	43db      	mvns	r3, r3
 8000d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d023      	beq.n	8000daa <ControlDAC+0x462>
        {
          DAC_ControlX += (MODX_D_CD_B_X * posX);
 8000d62:	4b59      	ldr	r3, [pc, #356]	; (8000ec8 <ControlDAC+0x580>)
 8000d64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	0092      	lsls	r2, r2, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	461a      	mov	r2, r3
 8000d72:	00d2      	lsls	r2, r2, #3
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	b2da      	uxtb	r2, r3
 8000d7a:	4b54      	ldr	r3, [pc, #336]	; (8000ecc <ControlDAC+0x584>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	4413      	add	r3, r2
 8000d82:	b2da      	uxtb	r2, r3
 8000d84:	4b51      	ldr	r3, [pc, #324]	; (8000ecc <ControlDAC+0x584>)
 8000d86:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODX_D_CD_B_Y * posY);
 8000d88:	4b4d      	ldr	r3, [pc, #308]	; (8000ec0 <ControlDAC+0x578>)
 8000d8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	00d2      	lsls	r2, r2, #3
 8000d94:	4413      	add	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b4a      	ldr	r3, [pc, #296]	; (8000ec4 <ControlDAC+0x57c>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	4413      	add	r3, r2
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	4b47      	ldr	r3, [pc, #284]	; (8000ec4 <ControlDAC+0x57c>)
 8000da6:	701a      	strb	r2, [r3, #0]
          break;
 8000da8:	e13b      	b.n	8001022 <ControlDAC+0x6da>
        }
        // ELSE
        if (~CSTK_PIN & (1 << CSTK_LEFT))
 8000daa:	4b49      	ldr	r3, [pc, #292]	; (8000ed0 <ControlDAC+0x588>)
 8000dac:	691b      	ldr	r3, [r3, #16]
 8000dae:	43db      	mvns	r3, r3
 8000db0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d023      	beq.n	8000e00 <ControlDAC+0x4b8>
        {
          DAC_ControlX += (MODX_D_CL_B_X * posX);
 8000db8:	4b43      	ldr	r3, [pc, #268]	; (8000ec8 <ControlDAC+0x580>)
 8000dba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	0112      	lsls	r2, r2, #4
 8000dc4:	4413      	add	r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4b40      	ldr	r3, [pc, #256]	; (8000ecc <ControlDAC+0x584>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	4413      	add	r3, r2
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	4b3d      	ldr	r3, [pc, #244]	; (8000ecc <ControlDAC+0x584>)
 8000dd6:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODX_D_CL_B_Y * posY);
 8000dd8:	4b39      	ldr	r3, [pc, #228]	; (8000ec0 <ControlDAC+0x578>)
 8000dda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	0052      	lsls	r2, r2, #1
 8000de4:	4413      	add	r3, r2
 8000de6:	461a      	mov	r2, r3
 8000de8:	00d2      	lsls	r2, r2, #3
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	4b34      	ldr	r3, [pc, #208]	; (8000ec4 <ControlDAC+0x57c>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	4413      	add	r3, r2
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4b32      	ldr	r3, [pc, #200]	; (8000ec4 <ControlDAC+0x57c>)
 8000dfc:	701a      	strb	r2, [r3, #0]
          break;
 8000dfe:	e110      	b.n	8001022 <ControlDAC+0x6da>
        }
        // ELSE
        if (~CSTK_PIN & (1 << CSTK_UP))
 8000e00:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <ControlDAC+0x588>)
 8000e02:	691b      	ldr	r3, [r3, #16]
 8000e04:	43db      	mvns	r3, r3
 8000e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d025      	beq.n	8000e5a <ControlDAC+0x512>
        {
          DAC_ControlX += (MODX_D_CU_B_X * posX);
 8000e0e:	4b2e      	ldr	r3, [pc, #184]	; (8000ec8 <ControlDAC+0x580>)
 8000e10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	461a      	mov	r2, r3
 8000e18:	0112      	lsls	r2, r2, #4
 8000e1a:	1ad2      	subs	r2, r2, r3
 8000e1c:	0092      	lsls	r2, r2, #2
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4b2a      	ldr	r3, [pc, #168]	; (8000ecc <ControlDAC+0x584>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	4413      	add	r3, r2
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <ControlDAC+0x584>)
 8000e2e:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODX_D_CU_B_Y * posY);
 8000e30:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <ControlDAC+0x578>)
 8000e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	0052      	lsls	r2, r2, #1
 8000e3c:	441a      	add	r2, r3
 8000e3e:	4611      	mov	r1, r2
 8000e40:	00c9      	lsls	r1, r1, #3
 8000e42:	1a8a      	subs	r2, r1, r2
 8000e44:	0052      	lsls	r2, r2, #1
 8000e46:	4413      	add	r3, r2
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	; (8000ec4 <ControlDAC+0x57c>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	4413      	add	r3, r2
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b1b      	ldr	r3, [pc, #108]	; (8000ec4 <ControlDAC+0x57c>)
 8000e56:	701a      	strb	r2, [r3, #0]
          break;
 8000e58:	e0e3      	b.n	8001022 <ControlDAC+0x6da>
        }
        // ELSE
        if (~CSTK_PIN & (1 << CSTK_RIGHT))
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <ControlDAC+0x588>)
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d035      	beq.n	8000ed4 <ControlDAC+0x58c>
        {
          DAC_ControlX += (MODX_D_CR_B_X * posX);
 8000e68:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <ControlDAC+0x580>)
 8000e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	0052      	lsls	r2, r2, #1
 8000e74:	4413      	add	r3, r2
 8000e76:	461a      	mov	r2, r3
 8000e78:	0111      	lsls	r1, r2, #4
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	4413      	add	r3, r2
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <ControlDAC+0x584>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	4413      	add	r3, r2
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	4b0f      	ldr	r3, [pc, #60]	; (8000ecc <ControlDAC+0x584>)
 8000e8e:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODX_D_CR_B_Y * posY);
 8000e90:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <ControlDAC+0x578>)
 8000e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	461a      	mov	r2, r3
 8000e9a:	0052      	lsls	r2, r2, #1
 8000e9c:	441a      	add	r2, r3
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	00c9      	lsls	r1, r1, #3
 8000ea2:	1a8a      	subs	r2, r1, r2
 8000ea4:	0052      	lsls	r2, r2, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <ControlDAC+0x57c>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4413      	add	r3, r2
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <ControlDAC+0x57c>)
 8000eb6:	701a      	strb	r2, [r3, #0]
          break;
 8000eb8:	e0b3      	b.n	8001022 <ControlDAC+0x6da>
 8000eba:	bf00      	nop
 8000ebc:	40020000 	.word	0x40020000
 8000ec0:	20000186 	.word	0x20000186
 8000ec4:	200001a9 	.word	0x200001a9
 8000ec8:	20000184 	.word	0x20000184
 8000ecc:	200001aa 	.word	0x200001aa
 8000ed0:	40020400 	.word	0x40020400
        }
      }

      if (~CSTK_PIN & (1 << CSTK_DOWN))
 8000ed4:	4bae      	ldr	r3, [pc, #696]	; (8001190 <ControlDAC+0x848>)
 8000ed6:	691b      	ldr	r3, [r3, #16]
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d021      	beq.n	8000f26 <ControlDAC+0x5de>
      {
        DAC_ControlX += (MODX_D_CD_X * posX);
 8000ee2:	4bac      	ldr	r3, [pc, #688]	; (8001194 <ControlDAC+0x84c>)
 8000ee4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	00d2      	lsls	r2, r2, #3
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	00db      	lsls	r3, r3, #3
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	4ba8      	ldr	r3, [pc, #672]	; (8001198 <ControlDAC+0x850>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	4413      	add	r3, r2
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4ba6      	ldr	r3, [pc, #664]	; (8001198 <ControlDAC+0x850>)
 8000f00:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_D_CD_Y * posY);
 8000f02:	4ba6      	ldr	r3, [pc, #664]	; (800119c <ControlDAC+0x854>)
 8000f04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	00d2      	lsls	r2, r2, #3
 8000f0e:	1ad2      	subs	r2, r2, r3
 8000f10:	0092      	lsls	r2, r2, #2
 8000f12:	4413      	add	r3, r2
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4ba2      	ldr	r3, [pc, #648]	; (80011a0 <ControlDAC+0x858>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	4413      	add	r3, r2
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	4b9f      	ldr	r3, [pc, #636]	; (80011a0 <ControlDAC+0x858>)
 8000f22:	701a      	strb	r2, [r3, #0]
        break;
 8000f24:	e07d      	b.n	8001022 <ControlDAC+0x6da>
      }
      // ELSE
      if (~CSTK_PIN & (1 << CSTK_LEFT))
 8000f26:	4b9a      	ldr	r3, [pc, #616]	; (8001190 <ControlDAC+0x848>)
 8000f28:	691b      	ldr	r3, [r3, #16]
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d020      	beq.n	8000f76 <ControlDAC+0x62e>
      {
        DAC_ControlX += (MODX_D_CL_X * posX);
 8000f34:	4b97      	ldr	r3, [pc, #604]	; (8001194 <ControlDAC+0x84c>)
 8000f36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	0192      	lsls	r2, r2, #6
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b94      	ldr	r3, [pc, #592]	; (8001198 <ControlDAC+0x850>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	4413      	add	r3, r2
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	4b92      	ldr	r3, [pc, #584]	; (8001198 <ControlDAC+0x850>)
 8000f50:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_D_CL_Y * posY);
 8000f52:	4b92      	ldr	r3, [pc, #584]	; (800119c <ControlDAC+0x854>)
 8000f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	0092      	lsls	r2, r2, #2
 8000f5e:	441a      	add	r2, r3
 8000f60:	00d2      	lsls	r2, r2, #3
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4b8e      	ldr	r3, [pc, #568]	; (80011a0 <ControlDAC+0x858>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	4413      	add	r3, r2
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	4b8b      	ldr	r3, [pc, #556]	; (80011a0 <ControlDAC+0x858>)
 8000f72:	701a      	strb	r2, [r3, #0]
        break;
 8000f74:	e055      	b.n	8001022 <ControlDAC+0x6da>
      }
      // ELSE
      if (~CSTK_PIN & (1 << CSTK_UP))
 8000f76:	4b86      	ldr	r3, [pc, #536]	; (8001190 <ControlDAC+0x848>)
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d021      	beq.n	8000fc8 <ControlDAC+0x680>
      {
        DAC_ControlX += (MODX_D_CU_X * posX);
 8000f84:	4b83      	ldr	r3, [pc, #524]	; (8001194 <ControlDAC+0x84c>)
 8000f86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	00d2      	lsls	r2, r2, #3
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4b80      	ldr	r3, [pc, #512]	; (8001198 <ControlDAC+0x850>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	4b7d      	ldr	r3, [pc, #500]	; (8001198 <ControlDAC+0x850>)
 8000fa2:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_D_CU_Y * posY);
 8000fa4:	4b7d      	ldr	r3, [pc, #500]	; (800119c <ControlDAC+0x854>)
 8000fa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	441a      	add	r2, r3
 8000fb2:	00d2      	lsls	r2, r2, #3
 8000fb4:	4413      	add	r3, r2
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	4b79      	ldr	r3, [pc, #484]	; (80011a0 <ControlDAC+0x858>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	4413      	add	r3, r2
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4b77      	ldr	r3, [pc, #476]	; (80011a0 <ControlDAC+0x858>)
 8000fc4:	701a      	strb	r2, [r3, #0]
        break;
 8000fc6:	e02c      	b.n	8001022 <ControlDAC+0x6da>
      }
      // ELSE
      if (~CSTK_PIN & (1 << CSTK_RIGHT))
 8000fc8:	4b71      	ldr	r3, [pc, #452]	; (8001190 <ControlDAC+0x848>)
 8000fca:	691b      	ldr	r3, [r3, #16]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d025      	beq.n	8001022 <ControlDAC+0x6da>
      {
        DAC_ControlX += (MODX_D_CR_X * posX);
 8000fd6:	4b6f      	ldr	r3, [pc, #444]	; (8001194 <ControlDAC+0x84c>)
 8000fd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	00d2      	lsls	r2, r2, #3
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	00d2      	lsls	r2, r2, #3
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	4b6a      	ldr	r3, [pc, #424]	; (8001198 <ControlDAC+0x850>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	4413      	add	r3, r2
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b68      	ldr	r3, [pc, #416]	; (8001198 <ControlDAC+0x850>)
 8000ff8:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODX_D_CR_Y * posY);
 8000ffa:	4b68      	ldr	r3, [pc, #416]	; (800119c <ControlDAC+0x854>)
 8000ffc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001000:	b2db      	uxtb	r3, r3
 8001002:	461a      	mov	r2, r3
 8001004:	0052      	lsls	r2, r2, #1
 8001006:	4413      	add	r3, r2
 8001008:	461a      	mov	r2, r3
 800100a:	00d2      	lsls	r2, r2, #3
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b63      	ldr	r3, [pc, #396]	; (80011a0 <ControlDAC+0x858>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4413      	add	r3, r2
 800101a:	b2da      	uxtb	r2, r3
 800101c:	4b60      	ldr	r3, [pc, #384]	; (80011a0 <ControlDAC+0x858>)
 800101e:	701a      	strb	r2, [r3, #0]
        break;
 8001020:	bf00      	nop
      }
    }
    if (posCX)
 8001022:	4b60      	ldr	r3, [pc, #384]	; (80011a4 <ControlDAC+0x85c>)
 8001024:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 8272 	beq.w	8001512 <ControlDAC+0xbca>
    {
      CstickX = NEUTRAL + (posCX * MODX_FSMASH_X);
 800102e:	4b5d      	ldr	r3, [pc, #372]	; (80011a4 <ControlDAC+0x85c>)
 8001030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	461a      	mov	r2, r3
 8001038:	0112      	lsls	r2, r2, #4
 800103a:	4413      	add	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	b2db      	uxtb	r3, r3
 8001040:	3b80      	subs	r3, #128	; 0x80
 8001042:	b2da      	uxtb	r2, r3
 8001044:	4b58      	ldr	r3, [pc, #352]	; (80011a8 <ControlDAC+0x860>)
 8001046:	701a      	strb	r2, [r3, #0]
      CstickY = NEUTRAL + (posY * MODX_FSMASH_Y);
 8001048:	4b54      	ldr	r3, [pc, #336]	; (800119c <ControlDAC+0x854>)
 800104a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	461a      	mov	r2, r3
 8001052:	0052      	lsls	r2, r2, #1
 8001054:	4413      	add	r3, r2
 8001056:	461a      	mov	r2, r3
 8001058:	00d2      	lsls	r2, r2, #3
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	3b80      	subs	r3, #128	; 0x80
 8001062:	b2da      	uxtb	r2, r3
 8001064:	4b51      	ldr	r3, [pc, #324]	; (80011ac <ControlDAC+0x864>)
 8001066:	701a      	strb	r2, [r3, #0]
    }
    return;
 8001068:	e253      	b.n	8001512 <ControlDAC+0xbca>

  case 0b00000001: // mody pressed
    switch (Direction) // check direction
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	2b04      	cmp	r3, #4
 800106e:	d067      	beq.n	8001140 <ControlDAC+0x7f8>
 8001070:	2b04      	cmp	r3, #4
 8001072:	f300 8250 	bgt.w	8001516 <ControlDAC+0xbce>
 8001076:	2b01      	cmp	r3, #1
 8001078:	d002      	beq.n	8001080 <ControlDAC+0x738>
 800107a:	2b02      	cmp	r3, #2
 800107c:	d02f      	beq.n	80010de <ControlDAC+0x796>
        DAC_ControlX += (MODY_D_CR_X * posX);
        DAC_ControlY += (MODY_D_CR_Y * posY);
        return;
      }
    }
    return;
 800107e:	e24a      	b.n	8001516 <ControlDAC+0xbce>
      if (~BTN_PIN & 0b00000010) // if B is pressed
 8001080:	4b4b      	ldr	r3, [pc, #300]	; (80011b0 <ControlDAC+0x868>)
 8001082:	691b      	ldr	r3, [r3, #16]
 8001084:	43db      	mvns	r3, r3
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	2b00      	cmp	r3, #0
 800108c:	d013      	beq.n	80010b6 <ControlDAC+0x76e>
        DAC_ControlX += (MODX_H_B_X * posX); // side-b nerf
 800108e:	4b41      	ldr	r3, [pc, #260]	; (8001194 <ControlDAC+0x84c>)
 8001090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	461a      	mov	r2, r3
 8001098:	0052      	lsls	r2, r2, #1
 800109a:	441a      	add	r2, r3
 800109c:	0092      	lsls	r2, r2, #2
 800109e:	441a      	add	r2, r3
 80010a0:	0092      	lsls	r2, r2, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <ControlDAC+0x850>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4413      	add	r3, r2
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <ControlDAC+0x850>)
 80010b2:	701a      	strb	r2, [r3, #0]
        return;
 80010b4:	e230      	b.n	8001518 <ControlDAC+0xbd0>
      DAC_ControlX += (MODX_H_X * posX);
 80010b6:	4b37      	ldr	r3, [pc, #220]	; (8001194 <ControlDAC+0x84c>)
 80010b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	461a      	mov	r2, r3
 80010c0:	0052      	lsls	r2, r2, #1
 80010c2:	441a      	add	r2, r3
 80010c4:	0092      	lsls	r2, r2, #2
 80010c6:	441a      	add	r2, r3
 80010c8:	0092      	lsls	r2, r2, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b32      	ldr	r3, [pc, #200]	; (8001198 <ControlDAC+0x850>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	4413      	add	r3, r2
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <ControlDAC+0x850>)
 80010da:	701a      	strb	r2, [r3, #0]
      return;
 80010dc:	e21c      	b.n	8001518 <ControlDAC+0xbd0>
      if (~BTN_PIN & (1 << BTN_B)) // if B is pressed
 80010de:	4b34      	ldr	r3, [pc, #208]	; (80011b0 <ControlDAC+0x868>)
 80010e0:	691b      	ldr	r3, [r3, #16]
 80010e2:	43db      	mvns	r3, r3
 80010e4:	f003 0302 	and.w	r3, r3, #2
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d014      	beq.n	8001116 <ControlDAC+0x7ce>
        DAC_ControlY += (MODX_V_B_Y * posY); // side-b nerf
 80010ec:	4b2b      	ldr	r3, [pc, #172]	; (800119c <ControlDAC+0x854>)
 80010ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	461a      	mov	r2, r3
 80010f6:	0052      	lsls	r2, r2, #1
 80010f8:	441a      	add	r2, r3
 80010fa:	4611      	mov	r1, r2
 80010fc:	00c9      	lsls	r1, r1, #3
 80010fe:	1a8a      	subs	r2, r1, r2
 8001100:	0052      	lsls	r2, r2, #1
 8001102:	4413      	add	r3, r2
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <ControlDAC+0x858>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	4413      	add	r3, r2
 800110e:	b2da      	uxtb	r2, r3
 8001110:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <ControlDAC+0x858>)
 8001112:	701a      	strb	r2, [r3, #0]
        return;
 8001114:	e200      	b.n	8001518 <ControlDAC+0xbd0>
      DAC_ControlY += (MODX_V_Y * posY);
 8001116:	4b21      	ldr	r3, [pc, #132]	; (800119c <ControlDAC+0x854>)
 8001118:	f9b3 3000 	ldrsh.w	r3, [r3]
 800111c:	b2db      	uxtb	r3, r3
 800111e:	461a      	mov	r2, r3
 8001120:	0052      	lsls	r2, r2, #1
 8001122:	441a      	add	r2, r3
 8001124:	4611      	mov	r1, r2
 8001126:	00c9      	lsls	r1, r1, #3
 8001128:	1a8a      	subs	r2, r1, r2
 800112a:	0052      	lsls	r2, r2, #1
 800112c:	4413      	add	r3, r2
 800112e:	b2da      	uxtb	r2, r3
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <ControlDAC+0x858>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4413      	add	r3, r2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <ControlDAC+0x858>)
 800113c:	701a      	strb	r2, [r3, #0]
      return;
 800113e:	e1eb      	b.n	8001518 <ControlDAC+0xbd0>
      if (~BTN_PIN & BTN_LR) // if L/R are pressed
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <ControlDAC+0x868>)
 8001142:	691b      	ldr	r3, [r3, #16]
 8001144:	43db      	mvns	r3, r3
 8001146:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d032      	beq.n	80011b4 <ControlDAC+0x86c>
        DAC_ControlX += (MODY_D_SHIELD_X * posX); // MODY wavedash
 800114e:	4b11      	ldr	r3, [pc, #68]	; (8001194 <ControlDAC+0x84c>)
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	4413      	add	r3, r2
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <ControlDAC+0x850>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	b2db      	uxtb	r3, r3
 8001166:	4413      	add	r3, r2
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <ControlDAC+0x850>)
 800116c:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_D_SHIELD_Y * posY);
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <ControlDAC+0x854>)
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	b2db      	uxtb	r3, r3
 8001176:	461a      	mov	r2, r3
 8001178:	0112      	lsls	r2, r2, #4
 800117a:	4413      	add	r3, r2
 800117c:	009b      	lsls	r3, r3, #2
 800117e:	b2da      	uxtb	r2, r3
 8001180:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <ControlDAC+0x858>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4413      	add	r3, r2
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <ControlDAC+0x858>)
 800118c:	701a      	strb	r2, [r3, #0]
        return;
 800118e:	e1c3      	b.n	8001518 <ControlDAC+0xbd0>
 8001190:	40020400 	.word	0x40020400
 8001194:	20000184 	.word	0x20000184
 8001198:	200001aa 	.word	0x200001aa
 800119c:	20000186 	.word	0x20000186
 80011a0:	200001a9 	.word	0x200001a9
 80011a4:	20000188 	.word	0x20000188
 80011a8:	20000002 	.word	0x20000002
 80011ac:	20000003 	.word	0x20000003
 80011b0:	40020000 	.word	0x40020000
      if (!(~CSTK_PIN & CSTK_CSTK)) // if Cstick buttons are NOT pressed
 80011b4:	4baa      	ldr	r3, [pc, #680]	; (8001460 <ControlDAC+0xb18>)
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d125      	bne.n	800120e <ControlDAC+0x8c6>
        DAC_ControlX += (MODY_DIAG_X * posX); // MODY tilt
 80011c2:	4ba8      	ldr	r3, [pc, #672]	; (8001464 <ControlDAC+0xb1c>)
 80011c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	461a      	mov	r2, r3
 80011cc:	0092      	lsls	r2, r2, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	461a      	mov	r2, r3
 80011d2:	0091      	lsls	r1, r2, #2
 80011d4:	461a      	mov	r2, r3
 80011d6:	460b      	mov	r3, r1
 80011d8:	4413      	add	r3, r2
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4ba2      	ldr	r3, [pc, #648]	; (8001468 <ControlDAC+0xb20>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	4413      	add	r3, r2
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4ba0      	ldr	r3, [pc, #640]	; (8001468 <ControlDAC+0xb20>)
 80011e8:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_DIAG_Y * posY);
 80011ea:	4ba0      	ldr	r3, [pc, #640]	; (800146c <ControlDAC+0xb24>)
 80011ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	461a      	mov	r2, r3
 80011f4:	0112      	lsls	r2, r2, #4
 80011f6:	1ad2      	subs	r2, r2, r3
 80011f8:	0092      	lsls	r2, r2, #2
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b9c      	ldr	r3, [pc, #624]	; (8001470 <ControlDAC+0xb28>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4413      	add	r3, r2
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b99      	ldr	r3, [pc, #612]	; (8001470 <ControlDAC+0xb28>)
 800120a:	701a      	strb	r2, [r3, #0]
        return;
 800120c:	e184      	b.n	8001518 <ControlDAC+0xbd0>
      if (~BTN_PIN & (1 << BTN_B)) // if B is held for extended angles
 800120e:	4b99      	ldr	r3, [pc, #612]	; (8001474 <ControlDAC+0xb2c>)
 8001210:	691b      	ldr	r3, [r3, #16]
 8001212:	43db      	mvns	r3, r3
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	f000 80a6 	beq.w	800136a <ControlDAC+0xa22>
        if (~CSTK_PIN & (1 << CSTK_DOWN))
 800121e:	4b90      	ldr	r3, [pc, #576]	; (8001460 <ControlDAC+0xb18>)
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	43db      	mvns	r3, r3
 8001224:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d023      	beq.n	8001274 <ControlDAC+0x92c>
          DAC_ControlX += (MODY_D_CD_B_X * posX);
 800122c:	4b8d      	ldr	r3, [pc, #564]	; (8001464 <ControlDAC+0xb1c>)
 800122e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	00d2      	lsls	r2, r2, #3
 8001238:	4413      	add	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b8a      	ldr	r3, [pc, #552]	; (8001468 <ControlDAC+0xb20>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4413      	add	r3, r2
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4b87      	ldr	r3, [pc, #540]	; (8001468 <ControlDAC+0xb20>)
 800124a:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODY_D_CD_B_Y * posY);
 800124c:	4b87      	ldr	r3, [pc, #540]	; (800146c <ControlDAC+0xb24>)
 800124e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	461a      	mov	r2, r3
 8001256:	0092      	lsls	r2, r2, #2
 8001258:	4413      	add	r3, r2
 800125a:	461a      	mov	r2, r3
 800125c:	00d2      	lsls	r2, r2, #3
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b82      	ldr	r3, [pc, #520]	; (8001470 <ControlDAC+0xb28>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4413      	add	r3, r2
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b80      	ldr	r3, [pc, #512]	; (8001470 <ControlDAC+0xb28>)
 8001270:	701a      	strb	r2, [r3, #0]
          return;
 8001272:	e151      	b.n	8001518 <ControlDAC+0xbd0>
        if (~CSTK_PIN & (1 << CSTK_LEFT))
 8001274:	4b7a      	ldr	r3, [pc, #488]	; (8001460 <ControlDAC+0xb18>)
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	43db      	mvns	r3, r3
 800127a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d023      	beq.n	80012ca <ControlDAC+0x982>
          DAC_ControlX += (MODY_D_CL_B_X * posX);
 8001282:	4b78      	ldr	r3, [pc, #480]	; (8001464 <ControlDAC+0xb1c>)
 8001284:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	461a      	mov	r2, r3
 800128c:	0052      	lsls	r2, r2, #1
 800128e:	4413      	add	r3, r2
 8001290:	461a      	mov	r2, r3
 8001292:	00d2      	lsls	r2, r2, #3
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	b2da      	uxtb	r2, r3
 800129a:	4b73      	ldr	r3, [pc, #460]	; (8001468 <ControlDAC+0xb20>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b70      	ldr	r3, [pc, #448]	; (8001468 <ControlDAC+0xb20>)
 80012a6:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODY_D_CL_B_Y * posY);
 80012a8:	4b70      	ldr	r3, [pc, #448]	; (800146c <ControlDAC+0xb24>)
 80012aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	0112      	lsls	r2, r2, #4
 80012b4:	4413      	add	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	4b6d      	ldr	r3, [pc, #436]	; (8001470 <ControlDAC+0xb28>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4413      	add	r3, r2
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	4b6a      	ldr	r3, [pc, #424]	; (8001470 <ControlDAC+0xb28>)
 80012c6:	701a      	strb	r2, [r3, #0]
          return;
 80012c8:	e126      	b.n	8001518 <ControlDAC+0xbd0>
        if (~CSTK_PIN & (1 << CSTK_UP))
 80012ca:	4b65      	ldr	r3, [pc, #404]	; (8001460 <ControlDAC+0xb18>)
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d01e      	beq.n	8001316 <ControlDAC+0x9ce>
          DAC_ControlX += (MODY_D_CU_B_X * posX);
 80012d8:	4b62      	ldr	r3, [pc, #392]	; (8001464 <ControlDAC+0xb1c>)
 80012da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	461a      	mov	r2, r3
 80012e2:	0052      	lsls	r2, r2, #1
 80012e4:	441a      	add	r2, r3
 80012e6:	0112      	lsls	r2, r2, #4
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	4b5e      	ldr	r3, [pc, #376]	; (8001468 <ControlDAC+0xb20>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	4413      	add	r3, r2
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b5c      	ldr	r3, [pc, #368]	; (8001468 <ControlDAC+0xb20>)
 80012f8:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODY_D_CU_B_Y * posY);
 80012fa:	4b5c      	ldr	r3, [pc, #368]	; (800146c <ControlDAC+0xb24>)
 80012fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	019b      	lsls	r3, r3, #6
 8001304:	b2da      	uxtb	r2, r3
 8001306:	4b5a      	ldr	r3, [pc, #360]	; (8001470 <ControlDAC+0xb28>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	4413      	add	r3, r2
 800130e:	b2da      	uxtb	r2, r3
 8001310:	4b57      	ldr	r3, [pc, #348]	; (8001470 <ControlDAC+0xb28>)
 8001312:	701a      	strb	r2, [r3, #0]
          return;
 8001314:	e100      	b.n	8001518 <ControlDAC+0xbd0>
        if (~CSTK_PIN & (1 << CSTK_RIGHT))
 8001316:	4b52      	ldr	r3, [pc, #328]	; (8001460 <ControlDAC+0xb18>)
 8001318:	691b      	ldr	r3, [r3, #16]
 800131a:	43db      	mvns	r3, r3
 800131c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d022      	beq.n	800136a <ControlDAC+0xa22>
          DAC_ControlX += (MODY_D_CR_B_X * posX);
 8001324:	4b4f      	ldr	r3, [pc, #316]	; (8001464 <ControlDAC+0xb1c>)
 8001326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	461a      	mov	r2, r3
 800132e:	0052      	lsls	r2, r2, #1
 8001330:	441a      	add	r2, r3
 8001332:	0112      	lsls	r2, r2, #4
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4b4b      	ldr	r3, [pc, #300]	; (8001468 <ControlDAC+0xb20>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	4413      	add	r3, r2
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b49      	ldr	r3, [pc, #292]	; (8001468 <ControlDAC+0xb20>)
 8001344:	701a      	strb	r2, [r3, #0]
          DAC_ControlY += (MODY_D_CR_B_Y * posY);
 8001346:	4b49      	ldr	r3, [pc, #292]	; (800146c <ControlDAC+0xb24>)
 8001348:	f9b3 3000 	ldrsh.w	r3, [r3]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	461a      	mov	r2, r3
 8001350:	00d2      	lsls	r2, r2, #3
 8001352:	1ad2      	subs	r2, r2, r3
 8001354:	00d2      	lsls	r2, r2, #3
 8001356:	4413      	add	r3, r2
 8001358:	b2da      	uxtb	r2, r3
 800135a:	4b45      	ldr	r3, [pc, #276]	; (8001470 <ControlDAC+0xb28>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	b2db      	uxtb	r3, r3
 8001360:	4413      	add	r3, r2
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b42      	ldr	r3, [pc, #264]	; (8001470 <ControlDAC+0xb28>)
 8001366:	701a      	strb	r2, [r3, #0]
          return;
 8001368:	e0d6      	b.n	8001518 <ControlDAC+0xbd0>
      if (~CSTK_PIN & (1 << CSTK_DOWN))
 800136a:	4b3d      	ldr	r3, [pc, #244]	; (8001460 <ControlDAC+0xb18>)
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d021      	beq.n	80013bc <ControlDAC+0xa74>
        DAC_ControlX += (MODY_D_CD_X * posX);
 8001378:	4b3a      	ldr	r3, [pc, #232]	; (8001464 <ControlDAC+0xb1c>)
 800137a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	00d2      	lsls	r2, r2, #3
 8001384:	1ad2      	subs	r2, r2, r3
 8001386:	0092      	lsls	r2, r2, #2
 8001388:	4413      	add	r3, r2
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b36      	ldr	r3, [pc, #216]	; (8001468 <ControlDAC+0xb20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	4413      	add	r3, r2
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4b34      	ldr	r3, [pc, #208]	; (8001468 <ControlDAC+0xb20>)
 8001398:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_D_CD_Y * posY);
 800139a:	4b34      	ldr	r3, [pc, #208]	; (800146c <ControlDAC+0xb24>)
 800139c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	461a      	mov	r2, r3
 80013a4:	00d2      	lsls	r2, r2, #3
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	b2da      	uxtb	r2, r3
 80013ac:	4b30      	ldr	r3, [pc, #192]	; (8001470 <ControlDAC+0xb28>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	4413      	add	r3, r2
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b2e      	ldr	r3, [pc, #184]	; (8001470 <ControlDAC+0xb28>)
 80013b8:	701a      	strb	r2, [r3, #0]
        return;
 80013ba:	e0ad      	b.n	8001518 <ControlDAC+0xbd0>
      if (~CSTK_PIN & (1 << CSTK_LEFT))
 80013bc:	4b28      	ldr	r3, [pc, #160]	; (8001460 <ControlDAC+0xb18>)
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	43db      	mvns	r3, r3
 80013c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d020      	beq.n	800140c <ControlDAC+0xac4>
        DAC_ControlX += (MODY_D_CL_X * posX);
 80013ca:	4b26      	ldr	r3, [pc, #152]	; (8001464 <ControlDAC+0xb1c>)
 80013cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	0092      	lsls	r2, r2, #2
 80013d6:	441a      	add	r2, r3
 80013d8:	00d2      	lsls	r2, r2, #3
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4b22      	ldr	r3, [pc, #136]	; (8001468 <ControlDAC+0xb20>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <ControlDAC+0xb20>)
 80013ea:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_D_CL_Y * posY);
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <ControlDAC+0xb24>)
 80013ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	461a      	mov	r2, r3
 80013f6:	0192      	lsls	r2, r2, #6
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <ControlDAC+0xb28>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b2db      	uxtb	r3, r3
 8001402:	4413      	add	r3, r2
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4b1a      	ldr	r3, [pc, #104]	; (8001470 <ControlDAC+0xb28>)
 8001408:	701a      	strb	r2, [r3, #0]
        return;
 800140a:	e085      	b.n	8001518 <ControlDAC+0xbd0>
      if (~CSTK_PIN & (1 << CSTK_UP))
 800140c:	4b14      	ldr	r3, [pc, #80]	; (8001460 <ControlDAC+0xb18>)
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	43db      	mvns	r3, r3
 8001412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d02e      	beq.n	8001478 <ControlDAC+0xb30>
        DAC_ControlX += (MODY_D_CU_X * posX);
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <ControlDAC+0xb1c>)
 800141c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	461a      	mov	r2, r3
 8001424:	0092      	lsls	r2, r2, #2
 8001426:	441a      	add	r2, r3
 8001428:	00d2      	lsls	r2, r2, #3
 800142a:	4413      	add	r3, r2
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <ControlDAC+0xb20>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	b2db      	uxtb	r3, r3
 8001434:	4413      	add	r3, r2
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <ControlDAC+0xb20>)
 800143a:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_D_CU_Y * posY);
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <ControlDAC+0xb24>)
 800143e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	461a      	mov	r2, r3
 8001446:	00d2      	lsls	r2, r2, #3
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4b08      	ldr	r3, [pc, #32]	; (8001470 <ControlDAC+0xb28>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	4413      	add	r3, r2
 8001456:	b2da      	uxtb	r2, r3
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <ControlDAC+0xb28>)
 800145a:	701a      	strb	r2, [r3, #0]
        return;
 800145c:	e05c      	b.n	8001518 <ControlDAC+0xbd0>
 800145e:	bf00      	nop
 8001460:	40020400 	.word	0x40020400
 8001464:	20000184 	.word	0x20000184
 8001468:	200001aa 	.word	0x200001aa
 800146c:	20000186 	.word	0x20000186
 8001470:	200001a9 	.word	0x200001a9
 8001474:	40020000 	.word	0x40020000
      if (~CSTK_PIN & (1 << CSTK_RIGHT))
 8001478:	4b29      	ldr	r3, [pc, #164]	; (8001520 <ControlDAC+0xbd8>)
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	43db      	mvns	r3, r3
 800147e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d047      	beq.n	8001516 <ControlDAC+0xbce>
        DAC_ControlX += (MODY_D_CR_X * posX);
 8001486:	4b27      	ldr	r3, [pc, #156]	; (8001524 <ControlDAC+0xbdc>)
 8001488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	0052      	lsls	r2, r2, #1
 8001492:	4413      	add	r3, r2
 8001494:	461a      	mov	r2, r3
 8001496:	0111      	lsls	r1, r2, #4
 8001498:	461a      	mov	r2, r3
 800149a:	460b      	mov	r3, r1
 800149c:	4413      	add	r3, r2
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	4b21      	ldr	r3, [pc, #132]	; (8001528 <ControlDAC+0xbe0>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	4413      	add	r3, r2
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	4b1f      	ldr	r3, [pc, #124]	; (8001528 <ControlDAC+0xbe0>)
 80014ac:	701a      	strb	r2, [r3, #0]
        DAC_ControlY += (MODY_D_CR_Y * posY);
 80014ae:	4b1f      	ldr	r3, [pc, #124]	; (800152c <ControlDAC+0xbe4>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	461a      	mov	r2, r3
 80014b8:	0112      	lsls	r2, r2, #4
 80014ba:	1ad2      	subs	r2, r2, r3
 80014bc:	0092      	lsls	r2, r2, #2
 80014be:	4413      	add	r3, r2
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <ControlDAC+0xbe8>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4413      	add	r3, r2
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b18      	ldr	r3, [pc, #96]	; (8001530 <ControlDAC+0xbe8>)
 80014ce:	701a      	strb	r2, [r3, #0]
        return;
 80014d0:	e022      	b.n	8001518 <ControlDAC+0xbd0>

  case 0b00000000: // both pressed
    dPad_on = true;
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <ControlDAC+0xbec>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
  }

  DAC_ControlX = NEUTRAL + (MAXOFFSET * posX);
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <ControlDAC+0xbdc>)
 80014da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	461a      	mov	r2, r3
 80014e2:	0092      	lsls	r2, r2, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	3b80      	subs	r3, #128	; 0x80
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <ControlDAC+0xbe0>)
 80014f0:	701a      	strb	r2, [r3, #0]
  DAC_ControlY = NEUTRAL + (MAXOFFSET * posY);
 80014f2:	4b0e      	ldr	r3, [pc, #56]	; (800152c <ControlDAC+0xbe4>)
 80014f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	461a      	mov	r2, r3
 80014fc:	0092      	lsls	r2, r2, #2
 80014fe:	4413      	add	r3, r2
 8001500:	011b      	lsls	r3, r3, #4
 8001502:	b2db      	uxtb	r3, r3
 8001504:	3b80      	subs	r3, #128	; 0x80
 8001506:	b2da      	uxtb	r2, r3
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <ControlDAC+0xbe8>)
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	e004      	b.n	8001518 <ControlDAC+0xbd0>
    return;
 800150e:	bf00      	nop
 8001510:	e002      	b.n	8001518 <ControlDAC+0xbd0>
    return;
 8001512:	bf00      	nop
 8001514:	e000      	b.n	8001518 <ControlDAC+0xbd0>
    return;
 8001516:	bf00      	nop
}
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40020400 	.word	0x40020400
 8001524:	20000184 	.word	0x20000184
 8001528:	200001aa 	.word	0x200001aa
 800152c:	20000186 	.word	0x20000186
 8001530:	200001a9 	.word	0x200001a9
 8001534:	20000192 	.word	0x20000192

08001538 <TriggersDAC>:
  CstickX = NEUTRAL + (MAXOFFSET * SOCD_TwoIPNoR((CSTK_PIN & CSTK_HORIZ), &CStk_SOCD_X));
  CstickY = NEUTRAL + (MAXOFFSET * SOCD_TwoIPNoR((CSTK_PIN & CSTK_VERT) >> 2, &CStk_SOCD_Y));
}

void TriggersDAC()
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  if ((SHIELD_PIN & SHIELD_MOD) == 768)
 800153c:	4b12      	ldr	r3, [pc, #72]	; (8001588 <TriggersDAC+0x50>)
 800153e:	691b      	ldr	r3, [r3, #16]
 8001540:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001544:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001548:	d103      	bne.n	8001552 <TriggersDAC+0x1a>
  {
    AnalogR = 0;
 800154a:	4b10      	ldr	r3, [pc, #64]	; (800158c <TriggersDAC+0x54>)
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
    return;
 8001550:	e015      	b.n	800157e <TriggersDAC+0x46>
  }

  if (~SHIELD_PIN & (1 << SHIELD_MS))
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <TriggersDAC+0x50>)
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	43db      	mvns	r3, r3
 8001558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <TriggersDAC+0x30>
  {
    AnalogR = SHIELD_MID;
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <TriggersDAC+0x54>)
 8001562:	225f      	movs	r2, #95	; 0x5f
 8001564:	701a      	strb	r2, [r3, #0]
    return;
 8001566:	e00a      	b.n	800157e <TriggersDAC+0x46>
  }

  if (~SHIELD_PIN & (1 << SHIELD_LS))
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <TriggersDAC+0x50>)
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	43db      	mvns	r3, r3
 800156e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <TriggersDAC+0x46>
  {
    AnalogR = SHIELD_LIGHT;
 8001576:	4b05      	ldr	r3, [pc, #20]	; (800158c <TriggersDAC+0x54>)
 8001578:	2232      	movs	r2, #50	; 0x32
 800157a:	701a      	strb	r2, [r3, #0]
    return;
 800157c:	bf00      	nop
  }
}
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40020000 	.word	0x40020000
 800158c:	20000190 	.word	0x20000190

08001590 <Cstick2Dpad>:

uint8_t Cstick2Dpad(uint8_t Stick)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  Stick = ~Stick;
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	43db      	mvns	r3, r3
 800159e:	71fb      	strb	r3, [r7, #7]
  uint8_t Pad = (Stick & 0b00000101) << 1;
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	f003 030a 	and.w	r3, r3, #10
 80015aa:	73fb      	strb	r3, [r7, #15]
  Stick = (Stick & 0b00001010) >> 1;
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	105b      	asrs	r3, r3, #1
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	f003 0305 	and.w	r3, r3, #5
 80015b6:	71fb      	strb	r3, [r7, #7]
  return (Pad | Stick);
 80015b8:	7bfa      	ldrb	r2, [r7, #15]
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4313      	orrs	r3, r2
 80015be:	b2db      	uxtb	r3, r3
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <SOCD_TwoIPNoR>:

short int SOCD_TwoIPNoR(uint8_t input, uint8_t *SOCD) // input uses bits 0 and 1. 0 for Right/Up and 1 for Left/Down. // Activated inputs are low (e.g. 10 could be an 'up' input and 00 means both opposite inputs are pressed.)
{                                                     // SOCD uses bits 0, 1, 2 and 3. 0 and 1 to check what inputs were pressed; 3 and 4 to check if inputs are locked.
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
                                                      // this code is a bit difficult to understand because of the binary, but it is very similar to SOCD code found in other open-source box firmwares such as the Crane Firmware: https://github.com/Crane1195/CL-FW

  if (input == 0) // both opposite inputs are pressed
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d11e      	bne.n	800161c <SOCD_TwoIPNoR+0x50>
  {
    if (*SOCD & 0b00000001) // if R/U input was previously pressed
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d009      	beq.n	80015fe <SOCD_TwoIPNoR+0x32>
    {
      *SOCD |= 0b00000100; // lock R/U input
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	f043 0304 	orr.w	r3, r3, #4
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	701a      	strb	r2, [r3, #0]
      return -1;           // return L/D input
 80015f8:	f04f 33ff 	mov.w	r3, #4294967295
 80015fc:	e034      	b.n	8001668 <SOCD_TwoIPNoR+0x9c>
    }
    if (*SOCD & 0b00000010) // if L/D input was previously pressed
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d008      	beq.n	800161c <SOCD_TwoIPNoR+0x50>
    {
      *SOCD |= 0b00001000; // lock L/D
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	f043 0308 	orr.w	r3, r3, #8
 8001612:	b2da      	uxtb	r2, r3
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	701a      	strb	r2, [r3, #0]
      return 1;            // return R/U
 8001618:	2301      	movs	r3, #1
 800161a:	e025      	b.n	8001668 <SOCD_TwoIPNoR+0x9c>
    }
  }

  if (input == 0b00000010 && !(*SOCD & 0b00000100)) // R/U input is pressed and not locked
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d10a      	bne.n	8001638 <SOCD_TwoIPNoR+0x6c>
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	2b00      	cmp	r3, #0
 800162c:	d104      	bne.n	8001638 <SOCD_TwoIPNoR+0x6c>
  {
    *SOCD = 0b00000001; // R/U was pressed, all is unlocked
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2201      	movs	r2, #1
 8001632:	701a      	strb	r2, [r3, #0]
    return 1;           // return R/U
 8001634:	2301      	movs	r3, #1
 8001636:	e017      	b.n	8001668 <SOCD_TwoIPNoR+0x9c>
  }

  if (input == 0b00000001 && !(*SOCD & 0b00001000))
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d10b      	bne.n	8001656 <SOCD_TwoIPNoR+0x8a>
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	f003 0308 	and.w	r3, r3, #8
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <SOCD_TwoIPNoR+0x8a>
  {
    *SOCD = 0b00000010; // L/D was pressed, all is unlocked
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	2202      	movs	r2, #2
 800164e:	701a      	strb	r2, [r3, #0]
    return -1;          // return L/D
 8001650:	f04f 33ff 	mov.w	r3, #4294967295
 8001654:	e008      	b.n	8001668 <SOCD_TwoIPNoR+0x9c>
  }

  if (input == 0b00000011)
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b03      	cmp	r3, #3
 800165a:	d104      	bne.n	8001666 <SOCD_TwoIPNoR+0x9a>
  {
    *SOCD = 0; // nothing is pressed, all is unlocked
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
    return 0;  // return neutral
 8001662:	2300      	movs	r3, #0
 8001664:	e000      	b.n	8001668 <SOCD_TwoIPNoR+0x9c>
  }

  return 0; // when in doubt, return neutral
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <UpdateAnalog>:

void UpdateAnalog() // updates the Control stick values after DAC is done
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0

  ControlX = DAC_ControlX;
 8001678:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <UpdateAnalog+0x4c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <UpdateAnalog+0x50>)
 8001680:	701a      	strb	r2, [r3, #0]
  ControlY = DAC_ControlY;
 8001682:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <UpdateAnalog+0x54>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b2da      	uxtb	r2, r3
 8001688:	4b10      	ldr	r3, [pc, #64]	; (80016cc <UpdateAnalog+0x58>)
 800168a:	701a      	strb	r2, [r3, #0]

  if (dPad_on)
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <UpdateAnalog+0x5c>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d013      	beq.n	80016bc <UpdateAnalog+0x48>
  {
    DPad = Cstick2Dpad((CSTK_PIN & CSTK_CSTK) >> CSTK_RIGHT);
 8001694:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <UpdateAnalog+0x60>)
 8001696:	691b      	ldr	r3, [r3, #16]
 8001698:	0b1b      	lsrs	r3, r3, #12
 800169a:	b2db      	uxtb	r3, r3
 800169c:	f003 030f 	and.w	r3, r3, #15
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ff74 	bl	8001590 <Cstick2Dpad>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b0a      	ldr	r3, [pc, #40]	; (80016d8 <UpdateAnalog+0x64>)
 80016ae:	701a      	strb	r2, [r3, #0]
    CstickX = NEUTRAL;
 80016b0:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <UpdateAnalog+0x68>)
 80016b2:	2280      	movs	r2, #128	; 0x80
 80016b4:	701a      	strb	r2, [r3, #0]
    CstickY = NEUTRAL;
 80016b6:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <UpdateAnalog+0x6c>)
 80016b8:	2280      	movs	r2, #128	; 0x80
 80016ba:	701a      	strb	r2, [r3, #0]
  }
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200001aa 	.word	0x200001aa
 80016c4:	20000000 	.word	0x20000000
 80016c8:	200001a9 	.word	0x200001a9
 80016cc:	20000001 	.word	0x20000001
 80016d0:	20000192 	.word	0x20000192
 80016d4:	40020400 	.word	0x40020400
 80016d8:	20000191 	.word	0x20000191
 80016dc:	20000002 	.word	0x20000002
 80016e0:	20000003 	.word	0x20000003

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f000 fa44 	bl	8001b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ec:	f000 f808 	bl	8001700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f0:	f000 f89a 	bl	8001828 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80016f4:	f005 fbe2 	bl	8006ebc <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 80016f8:	f000 f86a 	bl	80017d0 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80016fc:	e7fe      	b.n	80016fc <main+0x18>
	...

08001700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	; 0x50
 8001704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001706:	f107 0320 	add.w	r3, r7, #32
 800170a:	2230      	movs	r2, #48	; 0x30
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f006 f826 	bl	8007760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <SystemClock_Config+0xc8>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172c:	4a26      	ldr	r2, [pc, #152]	; (80017c8 <SystemClock_Config+0xc8>)
 800172e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	; 0x40
 8001734:	4b24      	ldr	r3, [pc, #144]	; (80017c8 <SystemClock_Config+0xc8>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b21      	ldr	r3, [pc, #132]	; (80017cc <SystemClock_Config+0xcc>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a20      	ldr	r2, [pc, #128]	; (80017cc <SystemClock_Config+0xcc>)
 800174a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <SystemClock_Config+0xcc>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800175c:	2301      	movs	r3, #1
 800175e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001764:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001766:	2302      	movs	r3, #2
 8001768:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800176e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001770:	2319      	movs	r3, #25
 8001772:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001774:	23c0      	movs	r3, #192	; 0xc0
 8001776:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001778:	2302      	movs	r3, #2
 800177a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800177c:	2304      	movs	r3, #4
 800177e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001780:	f107 0320 	add.w	r3, r7, #32
 8001784:	4618      	mov	r0, r3
 8001786:	f001 febf 	bl	8003508 <HAL_RCC_OscConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001790:	f000 f902 	bl	8001998 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001794:	230f      	movs	r3, #15
 8001796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001798:	2302      	movs	r3, #2
 800179a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	2103      	movs	r1, #3
 80017b0:	4618      	mov	r0, r3
 80017b2:	f002 f921 	bl	80039f8 <HAL_RCC_ClockConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80017bc:	f000 f8ec 	bl	8001998 <Error_Handler>
  }
}
 80017c0:	bf00      	nop
 80017c2:	3750      	adds	r7, #80	; 0x50
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40007000 	.word	0x40007000

080017d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017d6:	4a12      	ldr	r2, [pc, #72]	; (8001820 <MX_USART1_UART_Init+0x50>)
 80017d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017dc:	4a11      	ldr	r2, [pc, #68]	; (8001824 <MX_USART1_UART_Init+0x54>)
 80017de:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017e0:	4b0e      	ldr	r3, [pc, #56]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e6:	4b0d      	ldr	r3, [pc, #52]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017ec:	4b0b      	ldr	r3, [pc, #44]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017f2:	4b0a      	ldr	r3, [pc, #40]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017f4:	220c      	movs	r2, #12
 80017f6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f8:	4b08      	ldr	r3, [pc, #32]	; (800181c <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80017fe:	4b07      	ldr	r3, [pc, #28]	; (800181c <MX_USART1_UART_Init+0x4c>)
 8001800:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001804:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8001806:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_USART1_UART_Init+0x4c>)
 8001808:	f002 fac6 	bl	8003d98 <HAL_HalfDuplex_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001812:	f000 f8c1 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200001ac 	.word	0x200001ac
 8001820:	40011000 	.word	0x40011000
 8001824:	000f4240 	.word	0x000f4240

08001828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	4b48      	ldr	r3, [pc, #288]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a47      	ldr	r2, [pc, #284]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b45      	ldr	r3, [pc, #276]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0304 	and.w	r3, r3, #4
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b41      	ldr	r3, [pc, #260]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a40      	ldr	r2, [pc, #256]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b3e      	ldr	r3, [pc, #248]	; (8001964 <MX_GPIO_Init+0x13c>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	4b3a      	ldr	r3, [pc, #232]	; (8001964 <MX_GPIO_Init+0x13c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a39      	ldr	r2, [pc, #228]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b37      	ldr	r3, [pc, #220]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	4b33      	ldr	r3, [pc, #204]	; (8001964 <MX_GPIO_Init+0x13c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a32      	ldr	r2, [pc, #200]	; (8001964 <MX_GPIO_Init+0x13c>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b30      	ldr	r3, [pc, #192]	; (8001964 <MX_GPIO_Init+0x13c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018b4:	482c      	ldr	r0, [pc, #176]	; (8001968 <MX_GPIO_Init+0x140>)
 80018b6:	f000 fc89 	bl	80021cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUMBLE_GPIO_Port, RUMBLE_Pin, GPIO_PIN_RESET);
 80018ba:	2200      	movs	r2, #0
 80018bc:	2110      	movs	r1, #16
 80018be:	482b      	ldr	r0, [pc, #172]	; (800196c <MX_GPIO_Init+0x144>)
 80018c0:	f000 fc84 	bl	80021cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80018c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	4822      	ldr	r0, [pc, #136]	; (8001968 <MX_GPIO_Init+0x140>)
 80018de:	f000 faf1 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_Pin B_Pin X_Pin Y_Pin
                           START_Pin Z_Pin R_Pin L_Pin
                           MS_Pin LS_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|X_Pin|Y_Pin
 80018e2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80018e6:	617b      	str	r3, [r7, #20]
                          |START_Pin|Z_Pin|R_Pin|L_Pin
                          |MS_Pin|LS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	481e      	ldr	r0, [pc, #120]	; (8001970 <MX_GPIO_Init+0x148>)
 80018f8:	f000 fae4 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_Pin LEFT_Pin C_RIGHT_Pin C_LEFT_Pin
                           C_UP_Pin C_DOWN_Pin UP_Pin DOWN_Pin
                           MX_Pin MY_Pin */
  GPIO_InitStruct.Pin = RIGHT_Pin|LEFT_Pin|C_RIGHT_Pin|C_LEFT_Pin
 80018fc:	f24f 33c3 	movw	r3, #62403	; 0xf3c3
 8001900:	617b      	str	r3, [r7, #20]
                          |C_UP_Pin|C_DOWN_Pin|UP_Pin|DOWN_Pin
                          |MX_Pin|MY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001902:	2300      	movs	r3, #0
 8001904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001906:	2301      	movs	r3, #1
 8001908:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	4816      	ldr	r0, [pc, #88]	; (800196c <MX_GPIO_Init+0x144>)
 8001912:	f000 fad7 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TX_INT_Pin */
  GPIO_InitStruct.Pin = TX_INT_Pin;
 8001916:	2308      	movs	r3, #8
 8001918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800191a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800191e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001920:	2301      	movs	r3, #1
 8001922:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TX_INT_GPIO_Port, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	4810      	ldr	r0, [pc, #64]	; (800196c <MX_GPIO_Init+0x144>)
 800192c:	f000 faca 	bl	8001ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RUMBLE_Pin */
  GPIO_InitStruct.Pin = RUMBLE_Pin;
 8001930:	2310      	movs	r3, #16
 8001932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001934:	2301      	movs	r3, #1
 8001936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RUMBLE_GPIO_Port, &GPIO_InitStruct);
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	4619      	mov	r1, r3
 8001946:	4809      	ldr	r0, [pc, #36]	; (800196c <MX_GPIO_Init+0x144>)
 8001948:	f000 fabc 	bl	8001ec4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800194c:	2200      	movs	r2, #0
 800194e:	2100      	movs	r1, #0
 8001950:	2009      	movs	r0, #9
 8001952:	f000 fa80 	bl	8001e56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001956:	2009      	movs	r0, #9
 8001958:	f000 fa99 	bl	8001e8e <HAL_NVIC_EnableIRQ>

}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	; 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40023800 	.word	0x40023800
 8001968:	40020800 	.word	0x40020800
 800196c:	40020400 	.word	0x40020400
 8001970:	40020000 	.word	0x40020000

08001974 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	80fb      	strh	r3, [r7, #6]
  //count_num++;
  Digital_Analog_Conversion();
 800197e:	f7fe ffd9 	bl	8000934 <Digital_Analog_Conversion>
  ReceiveCommand(); // reads incoming message from console and replies accordingly
 8001982:	f7fe fda5 	bl	80004d0 <ReceiveCommand>

  //count_num=count;
  //avg_count = count; // debugging
  //count = 0;

  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); // clear interrupt flag
 8001986:	4a03      	ldr	r2, [pc, #12]	; (8001994 <HAL_GPIO_EXTI_Callback+0x20>)
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	6153      	str	r3, [r2, #20]
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40013c00 	.word	0x40013c00

08001998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800199c:	b672      	cpsid	i
}
 800199e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019a0:	e7fe      	b.n	80019a0 <Error_Handler+0x8>
	...

080019a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <HAL_MspInit+0x4c>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b2:	4a0f      	ldr	r2, [pc, #60]	; (80019f0 <HAL_MspInit+0x4c>)
 80019b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019b8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ba:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <HAL_MspInit+0x4c>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	603b      	str	r3, [r7, #0]
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_MspInit+0x4c>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ce:	4a08      	ldr	r2, [pc, #32]	; (80019f0 <HAL_MspInit+0x4c>)
 80019d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d4:	6413      	str	r3, [r2, #64]	; 0x40
 80019d6:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <HAL_MspInit+0x4c>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800

080019f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <HAL_UART_MspInit+0x84>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d12c      	bne.n	8001a70 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	4a17      	ldr	r2, [pc, #92]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a20:	f043 0310 	orr.w	r3, r3, #16
 8001a24:	6453      	str	r3, [r2, #68]	; 0x44
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a10      	ldr	r2, [pc, #64]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a54:	2312      	movs	r3, #18
 8001a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a60:	2307      	movs	r3, #7
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4805      	ldr	r0, [pc, #20]	; (8001a80 <HAL_UART_MspInit+0x8c>)
 8001a6c:	f000 fa2a 	bl	8001ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	; 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40011000 	.word	0x40011000
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020000 	.word	0x40020000

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <NMI_Handler+0x4>

08001a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler+0x4>

08001a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad0:	f000 f8a2 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Y_Pin);
 8001adc:	2008      	movs	r0, #8
 8001ade:	f000 fb8f 	bl	8002200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001aec:	4802      	ldr	r0, [pc, #8]	; (8001af8 <OTG_FS_IRQHandler+0x10>)
 8001aee:	f000 fcef 	bl	80024d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200006c4 	.word	0x200006c4

08001afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <SystemInit+0x20>)
 8001b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <SystemInit+0x20>)
 8001b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b24:	480d      	ldr	r0, [pc, #52]	; (8001b5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b26:	490e      	ldr	r1, [pc, #56]	; (8001b60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b28:	4a0e      	ldr	r2, [pc, #56]	; (8001b64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3a:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b3c:	4c0b      	ldr	r4, [pc, #44]	; (8001b6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b4a:	f7ff ffd7 	bl	8001afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b4e:	f005 fde3 	bl	8007718 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b52:	f7ff fdc7 	bl	80016e4 <main>
  bx  lr    
 8001b56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b60:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8001b64:	080077f8 	.word	0x080077f8
  ldr r2, =_sbss
 8001b68:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8001b6c:	20000acc 	.word	0x20000acc

08001b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b70:	e7fe      	b.n	8001b70 <ADC_IRQHandler>
	...

08001b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <HAL_Init+0x40>)
 8001b7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <HAL_Init+0x40>)
 8001b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <HAL_Init+0x40>)
 8001b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 f94f 	bl	8001e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba2:	200f      	movs	r0, #15
 8001ba4:	f000 f808 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba8:	f7ff fefc 	bl	80019a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023c00 	.word	0x40023c00

08001bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x54>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x58>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f967 	bl	8001eaa <HAL_SYSTICK_Config>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00e      	b.n	8001c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	d80a      	bhi.n	8001c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 f92f 	bl	8001e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_InitTick+0x5c>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20000004 	.word	0x20000004
 8001c10:	2000000c 	.word	0x2000000c
 8001c14:	20000008 	.word	0x20000008

08001c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_IncTick+0x20>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x24>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a04      	ldr	r2, [pc, #16]	; (8001c3c <HAL_IncTick+0x24>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	2000000c 	.word	0x2000000c
 8001c3c:	200001f0 	.word	0x200001f0

08001c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <HAL_GetTick+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	200001f0 	.word	0x200001f0

08001c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c60:	f7ff ffee 	bl	8001c40 <HAL_GetTick>
 8001c64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c70:	d005      	beq.n	8001c7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_Delay+0x44>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c7e:	bf00      	nop
 8001c80:	f7ff ffde 	bl	8001c40 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d8f7      	bhi.n	8001c80 <HAL_Delay+0x28>
  {
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	2000000c 	.word	0x2000000c

08001ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cd2:	4a04      	ldr	r2, [pc, #16]	; (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	60d3      	str	r3, [r2, #12]
}
 8001cd8:	bf00      	nop
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cec:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <__NVIC_GetPriorityGrouping+0x18>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	db0b      	blt.n	8001d2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	f003 021f 	and.w	r2, r3, #31
 8001d1c:	4907      	ldr	r1, [pc, #28]	; (8001d3c <__NVIC_EnableIRQ+0x38>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	2001      	movs	r0, #1
 8001d26:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	db0a      	blt.n	8001d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	490c      	ldr	r1, [pc, #48]	; (8001d8c <__NVIC_SetPriority+0x4c>)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	440b      	add	r3, r1
 8001d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d68:	e00a      	b.n	8001d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4908      	ldr	r1, [pc, #32]	; (8001d90 <__NVIC_SetPriority+0x50>)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	3b04      	subs	r3, #4
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	761a      	strb	r2, [r3, #24]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b089      	sub	sp, #36	; 0x24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f1c3 0307 	rsb	r3, r3, #7
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	bf28      	it	cs
 8001db2:	2304      	movcs	r3, #4
 8001db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3304      	adds	r3, #4
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	d902      	bls.n	8001dc4 <NVIC_EncodePriority+0x30>
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3b03      	subs	r3, #3
 8001dc2:	e000      	b.n	8001dc6 <NVIC_EncodePriority+0x32>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43da      	mvns	r2, r3
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	43d9      	mvns	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	4313      	orrs	r3, r2
         );
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	; 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
	...

08001dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e0c:	d301      	bcc.n	8001e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e00f      	b.n	8001e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e12:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <SysTick_Config+0x40>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1a:	210f      	movs	r1, #15
 8001e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e20:	f7ff ff8e 	bl	8001d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <SysTick_Config+0x40>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2a:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <SysTick_Config+0x40>)
 8001e2c:	2207      	movs	r2, #7
 8001e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	e000e010 	.word	0xe000e010

08001e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff ff29 	bl	8001ca0 <__NVIC_SetPriorityGrouping>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b086      	sub	sp, #24
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e68:	f7ff ff3e 	bl	8001ce8 <__NVIC_GetPriorityGrouping>
 8001e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	6978      	ldr	r0, [r7, #20]
 8001e74:	f7ff ff8e 	bl	8001d94 <NVIC_EncodePriority>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff5d 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e86:	bf00      	nop
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff31 	bl	8001d04 <__NVIC_EnableIRQ>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ffa2 	bl	8001dfc <SysTick_Config>
 8001eb8:	4603      	mov	r3, r0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
 8001ede:	e159      	b.n	8002194 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	f040 8148 	bne.w	800218e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d005      	beq.n	8001f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d130      	bne.n	8001f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	2203      	movs	r2, #3
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43db      	mvns	r3, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	f003 0201 	and.w	r2, r3, #1
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	2b03      	cmp	r3, #3
 8001f82:	d017      	beq.n	8001fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2203      	movs	r2, #3
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d123      	bne.n	8002008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	08da      	lsrs	r2, r3, #3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3208      	adds	r2, #8
 8001fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	691a      	ldr	r2, [r3, #16]
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	08da      	lsrs	r2, r3, #3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3208      	adds	r2, #8
 8002002:	69b9      	ldr	r1, [r7, #24]
 8002004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	2203      	movs	r2, #3
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0203 	and.w	r2, r3, #3
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4313      	orrs	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69ba      	ldr	r2, [r7, #24]
 800203a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 80a2 	beq.w	800218e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	4b57      	ldr	r3, [pc, #348]	; (80021ac <HAL_GPIO_Init+0x2e8>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a56      	ldr	r2, [pc, #344]	; (80021ac <HAL_GPIO_Init+0x2e8>)
 8002054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b54      	ldr	r3, [pc, #336]	; (80021ac <HAL_GPIO_Init+0x2e8>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002066:	4a52      	ldr	r2, [pc, #328]	; (80021b0 <HAL_GPIO_Init+0x2ec>)
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	089b      	lsrs	r3, r3, #2
 800206c:	3302      	adds	r3, #2
 800206e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	220f      	movs	r2, #15
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a49      	ldr	r2, [pc, #292]	; (80021b4 <HAL_GPIO_Init+0x2f0>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d019      	beq.n	80020c6 <HAL_GPIO_Init+0x202>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a48      	ldr	r2, [pc, #288]	; (80021b8 <HAL_GPIO_Init+0x2f4>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d013      	beq.n	80020c2 <HAL_GPIO_Init+0x1fe>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a47      	ldr	r2, [pc, #284]	; (80021bc <HAL_GPIO_Init+0x2f8>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d00d      	beq.n	80020be <HAL_GPIO_Init+0x1fa>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a46      	ldr	r2, [pc, #280]	; (80021c0 <HAL_GPIO_Init+0x2fc>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d007      	beq.n	80020ba <HAL_GPIO_Init+0x1f6>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a45      	ldr	r2, [pc, #276]	; (80021c4 <HAL_GPIO_Init+0x300>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d101      	bne.n	80020b6 <HAL_GPIO_Init+0x1f2>
 80020b2:	2304      	movs	r3, #4
 80020b4:	e008      	b.n	80020c8 <HAL_GPIO_Init+0x204>
 80020b6:	2307      	movs	r3, #7
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x204>
 80020ba:	2303      	movs	r3, #3
 80020bc:	e004      	b.n	80020c8 <HAL_GPIO_Init+0x204>
 80020be:	2302      	movs	r3, #2
 80020c0:	e002      	b.n	80020c8 <HAL_GPIO_Init+0x204>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_GPIO_Init+0x204>
 80020c6:	2300      	movs	r3, #0
 80020c8:	69fa      	ldr	r2, [r7, #28]
 80020ca:	f002 0203 	and.w	r2, r2, #3
 80020ce:	0092      	lsls	r2, r2, #2
 80020d0:	4093      	lsls	r3, r2
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d8:	4935      	ldr	r1, [pc, #212]	; (80021b0 <HAL_GPIO_Init+0x2ec>)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e6:	4b38      	ldr	r3, [pc, #224]	; (80021c8 <HAL_GPIO_Init+0x304>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800210a:	4a2f      	ldr	r2, [pc, #188]	; (80021c8 <HAL_GPIO_Init+0x304>)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002110:	4b2d      	ldr	r3, [pc, #180]	; (80021c8 <HAL_GPIO_Init+0x304>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002134:	4a24      	ldr	r2, [pc, #144]	; (80021c8 <HAL_GPIO_Init+0x304>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800213a:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <HAL_GPIO_Init+0x304>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800215e:	4a1a      	ldr	r2, [pc, #104]	; (80021c8 <HAL_GPIO_Init+0x304>)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002164:	4b18      	ldr	r3, [pc, #96]	; (80021c8 <HAL_GPIO_Init+0x304>)
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	43db      	mvns	r3, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4013      	ands	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002188:	4a0f      	ldr	r2, [pc, #60]	; (80021c8 <HAL_GPIO_Init+0x304>)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3301      	adds	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b0f      	cmp	r3, #15
 8002198:	f67f aea2 	bls.w	8001ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3724      	adds	r7, #36	; 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40013800 	.word	0x40013800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	40020400 	.word	0x40020400
 80021bc:	40020800 	.word	0x40020800
 80021c0:	40020c00 	.word	0x40020c00
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40013c00 	.word	0x40013c00

080021cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	807b      	strh	r3, [r7, #2]
 80021d8:	4613      	mov	r3, r2
 80021da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021dc:	787b      	ldrb	r3, [r7, #1]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021e2:	887a      	ldrh	r2, [r7, #2]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021e8:	e003      	b.n	80021f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021ea:	887b      	ldrh	r3, [r7, #2]
 80021ec:	041a      	lsls	r2, r3, #16
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	619a      	str	r2, [r3, #24]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800220a:	4b08      	ldr	r3, [pc, #32]	; (800222c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800220c:	695a      	ldr	r2, [r3, #20]
 800220e:	88fb      	ldrh	r3, [r7, #6]
 8002210:	4013      	ands	r3, r2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d006      	beq.n	8002224 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002216:	4a05      	ldr	r2, [pc, #20]	; (800222c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800221c:	88fb      	ldrh	r3, [r7, #6]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff fba8 	bl	8001974 <HAL_GPIO_EXTI_Callback>
  }
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40013c00 	.word	0x40013c00

08002230 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002232:	b08f      	sub	sp, #60	; 0x3c
 8002234:	af0a      	add	r7, sp, #40	; 0x28
 8002236:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e10f      	b.n	8002462 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	d106      	bne.n	8002262 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f004 ff63 	bl	8007128 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2203      	movs	r2, #3
 8002266:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800226e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002272:	2b00      	cmp	r3, #0
 8002274:	d102      	bne.n	800227c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f002 f8bc 	bl	80043fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	687e      	ldr	r6, [r7, #4]
 800228e:	466d      	mov	r5, sp
 8002290:	f106 0410 	add.w	r4, r6, #16
 8002294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002298:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800229a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800229c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80022a4:	1d33      	adds	r3, r6, #4
 80022a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a8:	6838      	ldr	r0, [r7, #0]
 80022aa:	f001 ff93 	bl	80041d4 <USB_CoreInit>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d005      	beq.n	80022c0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2202      	movs	r2, #2
 80022b8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e0d0      	b.n	8002462 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2100      	movs	r1, #0
 80022c6:	4618      	mov	r0, r3
 80022c8:	f002 f8aa 	bl	8004420 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	73fb      	strb	r3, [r7, #15]
 80022d0:	e04a      	b.n	8002368 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	1a9b      	subs	r3, r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	333d      	adds	r3, #61	; 0x3d
 80022e2:	2201      	movs	r2, #1
 80022e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022e6:	7bfa      	ldrb	r2, [r7, #15]
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	4613      	mov	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	440b      	add	r3, r1
 80022f4:	333c      	adds	r3, #60	; 0x3c
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022fa:	7bfa      	ldrb	r2, [r7, #15]
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	b298      	uxth	r0, r3
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	1a9b      	subs	r3, r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	3342      	adds	r3, #66	; 0x42
 800230e:	4602      	mov	r2, r0
 8002310:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002312:	7bfa      	ldrb	r2, [r7, #15]
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	1a9b      	subs	r3, r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	333f      	adds	r3, #63	; 0x3f
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002326:	7bfa      	ldrb	r2, [r7, #15]
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	1a9b      	subs	r3, r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	3344      	adds	r3, #68	; 0x44
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800233a:	7bfa      	ldrb	r2, [r7, #15]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	1a9b      	subs	r3, r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	440b      	add	r3, r1
 8002348:	3348      	adds	r3, #72	; 0x48
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800234e:	7bfa      	ldrb	r2, [r7, #15]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	3350      	adds	r3, #80	; 0x50
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	3301      	adds	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	7bfa      	ldrb	r2, [r7, #15]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	429a      	cmp	r2, r3
 8002370:	d3af      	bcc.n	80022d2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002372:	2300      	movs	r3, #0
 8002374:	73fb      	strb	r3, [r7, #15]
 8002376:	e044      	b.n	8002402 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002378:	7bfa      	ldrb	r2, [r7, #15]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	1a9b      	subs	r3, r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800238a:	2200      	movs	r2, #0
 800238c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	1a9b      	subs	r3, r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023a4:	7bfa      	ldrb	r2, [r7, #15]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023d0:	7bfa      	ldrb	r2, [r7, #15]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023e6:	7bfa      	ldrb	r2, [r7, #15]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
 80023fe:	3301      	adds	r3, #1
 8002400:	73fb      	strb	r3, [r7, #15]
 8002402:	7bfa      	ldrb	r2, [r7, #15]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	d3b5      	bcc.n	8002378 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	603b      	str	r3, [r7, #0]
 8002412:	687e      	ldr	r6, [r7, #4]
 8002414:	466d      	mov	r5, sp
 8002416:	f106 0410 	add.w	r4, r6, #16
 800241a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800241c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800241e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002420:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002422:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002426:	e885 0003 	stmia.w	r5, {r0, r1}
 800242a:	1d33      	adds	r3, r6, #4
 800242c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800242e:	6838      	ldr	r0, [r7, #0]
 8002430:	f002 f842 	bl	80044b8 <USB_DevInit>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d005      	beq.n	8002446 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2202      	movs	r2, #2
 800243e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e00d      	b.n	8002462 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f003 f8be 	bl	80055dc <USB_DevDisconnect>

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800246a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b084      	sub	sp, #16
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800247e:	2b01      	cmp	r3, #1
 8002480:	d101      	bne.n	8002486 <HAL_PCD_Start+0x1c>
 8002482:	2302      	movs	r3, #2
 8002484:	e020      	b.n	80024c8 <HAL_PCD_Start+0x5e>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	2b01      	cmp	r3, #1
 8002494:	d109      	bne.n	80024aa <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800249a:	2b01      	cmp	r3, #1
 800249c:	d005      	beq.n	80024aa <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f001 ff94 	bl	80043dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f003 f86e 	bl	800559a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b08d      	sub	sp, #52	; 0x34
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f003 f92c 	bl	8005744 <USB_GetMode>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f040 839d 	bne.w	8002c2e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 f890 	bl	800561e <USB_ReadInterrupts>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8393 	beq.w	8002c2c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f003 f887 	bl	800561e <USB_ReadInterrupts>
 8002510:	4603      	mov	r3, r0
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b02      	cmp	r3, #2
 8002518:	d107      	bne.n	800252a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f002 0202 	and.w	r2, r2, #2
 8002528:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f003 f875 	bl	800561e <USB_ReadInterrupts>
 8002534:	4603      	mov	r3, r0
 8002536:	f003 0310 	and.w	r3, r3, #16
 800253a:	2b10      	cmp	r3, #16
 800253c:	d161      	bne.n	8002602 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699a      	ldr	r2, [r3, #24]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0210 	bic.w	r2, r2, #16
 800254c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	f003 020f 	and.w	r2, r3, #15
 800255a:	4613      	mov	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	3304      	adds	r3, #4
 800256c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	0c5b      	lsrs	r3, r3, #17
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	2b02      	cmp	r3, #2
 8002578:	d124      	bne.n	80025c4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002580:	4013      	ands	r3, r2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d035      	beq.n	80025f2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002590:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002594:	b29b      	uxth	r3, r3
 8002596:	461a      	mov	r2, r3
 8002598:	6a38      	ldr	r0, [r7, #32]
 800259a:	f002 feac 	bl	80052f6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	091b      	lsrs	r3, r3, #4
 80025a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025aa:	441a      	add	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	699a      	ldr	r2, [r3, #24]
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	091b      	lsrs	r3, r3, #4
 80025b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025bc:	441a      	add	r2, r3
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	619a      	str	r2, [r3, #24]
 80025c2:	e016      	b.n	80025f2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	0c5b      	lsrs	r3, r3, #17
 80025c8:	f003 030f 	and.w	r3, r3, #15
 80025cc:	2b06      	cmp	r3, #6
 80025ce:	d110      	bne.n	80025f2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80025d6:	2208      	movs	r2, #8
 80025d8:	4619      	mov	r1, r3
 80025da:	6a38      	ldr	r0, [r7, #32]
 80025dc:	f002 fe8b 	bl	80052f6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	699a      	ldr	r2, [r3, #24]
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025ec:	441a      	add	r2, r3
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	699a      	ldr	r2, [r3, #24]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0210 	orr.w	r2, r2, #16
 8002600:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4618      	mov	r0, r3
 8002608:	f003 f809 	bl	800561e <USB_ReadInterrupts>
 800260c:	4603      	mov	r3, r0
 800260e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002612:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002616:	d16e      	bne.n	80026f6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f003 f80f 	bl	8005644 <USB_ReadDevAllOutEpInterrupt>
 8002626:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002628:	e062      	b.n	80026f0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800262a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d057      	beq.n	80026e4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	4611      	mov	r1, r2
 800263e:	4618      	mov	r0, r3
 8002640:	f003 f834 	bl	80056ac <USB_ReadDevOutEPInterrupt>
 8002644:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b00      	cmp	r3, #0
 800264e:	d00c      	beq.n	800266a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	015a      	lsls	r2, r3, #5
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	4413      	add	r3, r2
 8002658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800265c:	461a      	mov	r2, r3
 800265e:	2301      	movs	r3, #1
 8002660:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002662:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 fd99 	bl	800319c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	f003 0308 	and.w	r3, r3, #8
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00c      	beq.n	800268e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002676:	015a      	lsls	r2, r3, #5
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	4413      	add	r3, r2
 800267c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002680:	461a      	mov	r2, r3
 8002682:	2308      	movs	r3, #8
 8002684:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002686:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 fe93 	bl	80033b4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	f003 0310 	and.w	r3, r3, #16
 8002694:	2b00      	cmp	r3, #0
 8002696:	d008      	beq.n	80026aa <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	015a      	lsls	r2, r3, #5
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	4413      	add	r3, r2
 80026a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026a4:	461a      	mov	r2, r3
 80026a6:	2310      	movs	r3, #16
 80026a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	f003 0320 	and.w	r3, r3, #32
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b6:	015a      	lsls	r2, r3, #5
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026c0:	461a      	mov	r2, r3
 80026c2:	2320      	movs	r3, #32
 80026c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d009      	beq.n	80026e4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026dc:	461a      	mov	r2, r3
 80026de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	3301      	adds	r3, #1
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80026ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ec:	085b      	lsrs	r3, r3, #1
 80026ee:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80026f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d199      	bne.n	800262a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f002 ff8f 	bl	800561e <USB_ReadInterrupts>
 8002700:	4603      	mov	r3, r0
 8002702:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002706:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800270a:	f040 80c0 	bne.w	800288e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f002 ffb0 	bl	8005678 <USB_ReadDevAllInEpInterrupt>
 8002718:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800271e:	e0b2      	b.n	8002886 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 80a7 	beq.w	800287a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f002 ffd6 	bl	80056e8 <USB_ReadDevInEPInterrupt>
 800273c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d057      	beq.n	80027f8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	2201      	movs	r2, #1
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800275c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	43db      	mvns	r3, r3
 8002762:	69f9      	ldr	r1, [r7, #28]
 8002764:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002768:	4013      	ands	r3, r2
 800276a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	4413      	add	r3, r2
 8002774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002778:	461a      	mov	r2, r3
 800277a:	2301      	movs	r3, #1
 800277c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d132      	bne.n	80027ec <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800278a:	4613      	mov	r3, r2
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	1a9b      	subs	r3, r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	440b      	add	r3, r1
 8002794:	3348      	adds	r3, #72	; 0x48
 8002796:	6819      	ldr	r1, [r3, #0]
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800279c:	4613      	mov	r3, r2
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	1a9b      	subs	r3, r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4403      	add	r3, r0
 80027a6:	3344      	adds	r3, #68	; 0x44
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4419      	add	r1, r3
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b0:	4613      	mov	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	1a9b      	subs	r3, r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4403      	add	r3, r0
 80027ba:	3348      	adds	r3, #72	; 0x48
 80027bc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80027be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d113      	bne.n	80027ec <HAL_PCD_IRQHandler+0x31c>
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c8:	4613      	mov	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	1a9b      	subs	r3, r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	3350      	adds	r3, #80	; 0x50
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d108      	bne.n	80027ec <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80027e4:	461a      	mov	r2, r3
 80027e6:	2101      	movs	r1, #1
 80027e8:	f002 ffde 	bl	80057a8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80027ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	4619      	mov	r1, r3
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f004 fd19 	bl	800722a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	f003 0308 	and.w	r3, r3, #8
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d008      	beq.n	8002814 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	015a      	lsls	r2, r3, #5
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	4413      	add	r3, r2
 800280a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800280e:	461a      	mov	r2, r3
 8002810:	2308      	movs	r3, #8
 8002812:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	f003 0310 	and.w	r3, r3, #16
 800281a:	2b00      	cmp	r3, #0
 800281c:	d008      	beq.n	8002830 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	015a      	lsls	r2, r3, #5
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	4413      	add	r3, r2
 8002826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800282a:	461a      	mov	r2, r3
 800282c:	2310      	movs	r3, #16
 800282e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002836:	2b00      	cmp	r3, #0
 8002838:	d008      	beq.n	800284c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	015a      	lsls	r2, r3, #5
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	4413      	add	r3, r2
 8002842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002846:	461a      	mov	r2, r3
 8002848:	2340      	movs	r3, #64	; 0x40
 800284a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d008      	beq.n	8002868 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	015a      	lsls	r2, r3, #5
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	4413      	add	r3, r2
 800285e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002862:	461a      	mov	r2, r3
 8002864:	2302      	movs	r3, #2
 8002866:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002872:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 fc03 	bl	8003080 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	3301      	adds	r3, #1
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002882:	085b      	lsrs	r3, r3, #1
 8002884:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002888:	2b00      	cmp	r3, #0
 800288a:	f47f af49 	bne.w	8002720 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f002 fec3 	bl	800561e <USB_ReadInterrupts>
 8002898:	4603      	mov	r3, r0
 800289a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800289e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028a2:	d122      	bne.n	80028ea <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	69fa      	ldr	r2, [r7, #28]
 80028ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028b2:	f023 0301 	bic.w	r3, r3, #1
 80028b6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d108      	bne.n	80028d4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80028ca:	2100      	movs	r1, #0
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fe0f 	bl	80034f0 <HAL_PCDEx_LPM_Callback>
 80028d2:	e002      	b.n	80028da <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f004 fd15 	bl	8007304 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695a      	ldr	r2, [r3, #20]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80028e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f002 fe95 	bl	800561e <USB_ReadInterrupts>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028fe:	d112      	bne.n	8002926 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b01      	cmp	r3, #1
 800290e:	d102      	bne.n	8002916 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f004 fcd1 	bl	80072b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695a      	ldr	r2, [r3, #20]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002924:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f002 fe77 	bl	800561e <USB_ReadInterrupts>
 8002930:	4603      	mov	r3, r0
 8002932:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002936:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800293a:	f040 80c7 	bne.w	8002acc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	69fa      	ldr	r2, [r7, #28]
 8002948:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800294c:	f023 0301 	bic.w	r3, r3, #1
 8002950:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2110      	movs	r1, #16
 8002958:	4618      	mov	r0, r3
 800295a:	f001 ff11 	bl	8004780 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800295e:	2300      	movs	r3, #0
 8002960:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002962:	e056      	b.n	8002a12 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002966:	015a      	lsls	r2, r3, #5
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	4413      	add	r3, r2
 800296c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002970:	461a      	mov	r2, r3
 8002972:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002976:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	4413      	add	r3, r2
 8002980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002988:	0151      	lsls	r1, r2, #5
 800298a:	69fa      	ldr	r2, [r7, #28]
 800298c:	440a      	add	r2, r1
 800298e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002992:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002996:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299a:	015a      	lsls	r2, r3, #5
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	4413      	add	r3, r2
 80029a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029a8:	0151      	lsls	r1, r2, #5
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	440a      	add	r2, r1
 80029ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80029b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80029b6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029c4:	461a      	mov	r2, r3
 80029c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80029ca:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80029cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ce:	015a      	lsls	r2, r3, #5
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	4413      	add	r3, r2
 80029d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029dc:	0151      	lsls	r1, r2, #5
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	440a      	add	r2, r1
 80029e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80029e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029ea:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80029ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ee:	015a      	lsls	r2, r3, #5
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029fc:	0151      	lsls	r1, r2, #5
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	440a      	add	r2, r1
 8002a02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a0a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0e:	3301      	adds	r3, #1
 8002a10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d3a3      	bcc.n	8002964 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a22:	69db      	ldr	r3, [r3, #28]
 8002a24:	69fa      	ldr	r2, [r7, #28]
 8002a26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a2a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002a2e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d016      	beq.n	8002a66 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a48:	f043 030b 	orr.w	r3, r3, #11
 8002a4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a58:	69fa      	ldr	r2, [r7, #28]
 8002a5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a5e:	f043 030b 	orr.w	r3, r3, #11
 8002a62:	6453      	str	r3, [r2, #68]	; 0x44
 8002a64:	e015      	b.n	8002a92 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	69fa      	ldr	r2, [r7, #28]
 8002a70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a78:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002a7c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	69fa      	ldr	r2, [r7, #28]
 8002a88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a8c:	f043 030b 	orr.w	r3, r3, #11
 8002a90:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	69fa      	ldr	r2, [r7, #28]
 8002a9c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aa0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002aa4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6818      	ldr	r0, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	f002 fe76 	bl	80057a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	695a      	ldr	r2, [r3, #20]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002aca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f002 fda4 	bl	800561e <USB_ReadInterrupts>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002adc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ae0:	d124      	bne.n	8002b2c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f002 fe3a 	bl	8005760 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f001 fea2 	bl	800483a <USB_GetDevSpeed>
 8002af6:	4603      	mov	r3, r0
 8002af8:	461a      	mov	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681c      	ldr	r4, [r3, #0]
 8002b02:	f001 f915 	bl	8003d30 <HAL_RCC_GetHCLKFreq>
 8002b06:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	4620      	mov	r0, r4
 8002b12:	f001 fbc1 	bl	8004298 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f004 fbaf 	bl	800727a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002b2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f002 fd74 	bl	800561e <USB_ReadInterrupts>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d10a      	bne.n	8002b56 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f004 fb8c 	bl	800725e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	695a      	ldr	r2, [r3, #20]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f002 0208 	and.w	r2, r2, #8
 8002b54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f002 fd5f 	bl	800561e <USB_ReadInterrupts>
 8002b60:	4603      	mov	r3, r0
 8002b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b6a:	d10f      	bne.n	8002b8c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	4619      	mov	r1, r3
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f004 fbe4 	bl	8007344 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002b8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f002 fd44 	bl	800561e <USB_ReadInterrupts>
 8002b96:	4603      	mov	r3, r0
 8002b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ba0:	d10f      	bne.n	8002bc2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	4619      	mov	r1, r3
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f004 fbb7 	bl	8007320 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	695a      	ldr	r2, [r3, #20]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002bc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f002 fd29 	bl	800561e <USB_ReadInterrupts>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd6:	d10a      	bne.n	8002bee <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f004 fbc5 	bl	8007368 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695a      	ldr	r2, [r3, #20]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002bec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f002 fd13 	bl	800561e <USB_ReadInterrupts>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d115      	bne.n	8002c2e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f004 fbb5 	bl	8007384 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6859      	ldr	r1, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	e000      	b.n	8002c2e <HAL_PCD_IRQHandler+0x75e>
      return;
 8002c2c:	bf00      	nop
    }
  }
}
 8002c2e:	3734      	adds	r7, #52	; 0x34
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd90      	pop	{r4, r7, pc}

08002c34 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_PCD_SetAddress+0x1a>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e013      	b.n	8002c76 <HAL_PCD_SetAddress+0x42>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	4611      	mov	r1, r2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f002 fc71 	bl	800554e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b084      	sub	sp, #16
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	4608      	mov	r0, r1
 8002c88:	4611      	mov	r1, r2
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	70fb      	strb	r3, [r7, #3]
 8002c90:	460b      	mov	r3, r1
 8002c92:	803b      	strh	r3, [r7, #0]
 8002c94:	4613      	mov	r3, r2
 8002c96:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002c9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	da0f      	bge.n	8002cc4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ca4:	78fb      	ldrb	r3, [r7, #3]
 8002ca6:	f003 020f 	and.w	r2, r3, #15
 8002caa:	4613      	mov	r3, r2
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	1a9b      	subs	r3, r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	3338      	adds	r3, #56	; 0x38
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3304      	adds	r3, #4
 8002cba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	705a      	strb	r2, [r3, #1]
 8002cc2:	e00f      	b.n	8002ce4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	f003 020f 	and.w	r2, r3, #15
 8002cca:	4613      	mov	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	4413      	add	r3, r2
 8002cda:	3304      	adds	r3, #4
 8002cdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002ce4:	78fb      	ldrb	r3, [r7, #3]
 8002ce6:	f003 030f 	and.w	r3, r3, #15
 8002cea:	b2da      	uxtb	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002cf0:	883a      	ldrh	r2, [r7, #0]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	78ba      	ldrb	r2, [r7, #2]
 8002cfa:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	785b      	ldrb	r3, [r3, #1]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d004      	beq.n	8002d0e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002d0e:	78bb      	ldrb	r3, [r7, #2]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d102      	bne.n	8002d1a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_PCD_EP_Open+0xaa>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e00e      	b.n	8002d46 <HAL_PCD_EP_Open+0xc8>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68f9      	ldr	r1, [r7, #12]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f001 fda4 	bl	8004884 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002d44:	7afb      	ldrb	r3, [r7, #11]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d4e:	b580      	push	{r7, lr}
 8002d50:	b084      	sub	sp, #16
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
 8002d56:	460b      	mov	r3, r1
 8002d58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	da0f      	bge.n	8002d82 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d62:	78fb      	ldrb	r3, [r7, #3]
 8002d64:	f003 020f 	and.w	r2, r3, #15
 8002d68:	4613      	mov	r3, r2
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	3338      	adds	r3, #56	; 0x38
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	3304      	adds	r3, #4
 8002d78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	705a      	strb	r2, [r3, #1]
 8002d80:	e00f      	b.n	8002da2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	f003 020f 	and.w	r2, r3, #15
 8002d88:	4613      	mov	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	4413      	add	r3, r2
 8002d98:	3304      	adds	r3, #4
 8002d9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002da2:	78fb      	ldrb	r3, [r7, #3]
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_PCD_EP_Close+0x6e>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e00e      	b.n	8002dda <HAL_PCD_EP_Close+0x8c>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68f9      	ldr	r1, [r7, #12]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f001 fde2 	bl	8004994 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	60f8      	str	r0, [r7, #12]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	603b      	str	r3, [r7, #0]
 8002dee:	460b      	mov	r3, r1
 8002df0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002df2:	7afb      	ldrb	r3, [r7, #11]
 8002df4:	f003 020f 	and.w	r2, r3, #15
 8002df8:	4613      	mov	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	1a9b      	subs	r3, r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4413      	add	r3, r2
 8002e08:	3304      	adds	r3, #4
 8002e0a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2200      	movs	r2, #0
 8002e22:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e24:	7afb      	ldrb	r3, [r7, #11]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d102      	bne.n	8002e3e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e3e:	7afb      	ldrb	r3, [r7, #11]
 8002e40:	f003 030f 	and.w	r3, r3, #15
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6818      	ldr	r0, [r3, #0]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	461a      	mov	r2, r3
 8002e54:	6979      	ldr	r1, [r7, #20]
 8002e56:	f002 f8bd 	bl	8004fd4 <USB_EP0StartXfer>
 8002e5a:	e008      	b.n	8002e6e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6818      	ldr	r0, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	6979      	ldr	r1, [r7, #20]
 8002e6a:	f001 fe6f 	bl	8004b4c <USB_EPStartXfer>
  }

  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3718      	adds	r7, #24
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	603b      	str	r3, [r7, #0]
 8002e84:	460b      	mov	r3, r1
 8002e86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e88:	7afb      	ldrb	r3, [r7, #11]
 8002e8a:	f003 020f 	and.w	r2, r3, #15
 8002e8e:	4613      	mov	r3, r2
 8002e90:	00db      	lsls	r3, r3, #3
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	3338      	adds	r3, #56	; 0x38
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eb8:	7afb      	ldrb	r3, [r7, #11]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d102      	bne.n	8002ed2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ed2:	7afb      	ldrb	r3, [r7, #11]
 8002ed4:	f003 030f 	and.w	r3, r3, #15
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d109      	bne.n	8002ef0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6979      	ldr	r1, [r7, #20]
 8002eea:	f002 f873 	bl	8004fd4 <USB_EP0StartXfer>
 8002eee:	e008      	b.n	8002f02 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6818      	ldr	r0, [r3, #0]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	461a      	mov	r2, r3
 8002efc:	6979      	ldr	r1, [r7, #20]
 8002efe:	f001 fe25 	bl	8004b4c <USB_EPStartXfer>
  }

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002f18:	78fb      	ldrb	r3, [r7, #3]
 8002f1a:	f003 020f 	and.w	r2, r3, #15
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d901      	bls.n	8002f2a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e050      	b.n	8002fcc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002f2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	da0f      	bge.n	8002f52 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	f003 020f 	and.w	r2, r3, #15
 8002f38:	4613      	mov	r3, r2
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	3338      	adds	r3, #56	; 0x38
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	4413      	add	r3, r2
 8002f46:	3304      	adds	r3, #4
 8002f48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	705a      	strb	r2, [r3, #1]
 8002f50:	e00d      	b.n	8002f6e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002f52:	78fa      	ldrb	r2, [r7, #3]
 8002f54:	4613      	mov	r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	1a9b      	subs	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	4413      	add	r3, r2
 8002f64:	3304      	adds	r3, #4
 8002f66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2201      	movs	r2, #1
 8002f72:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	f003 030f 	and.w	r3, r3, #15
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d101      	bne.n	8002f8e <HAL_PCD_EP_SetStall+0x82>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e01e      	b.n	8002fcc <HAL_PCD_EP_SetStall+0xc0>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68f9      	ldr	r1, [r7, #12]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f002 fa02 	bl	80053a6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002fa2:	78fb      	ldrb	r3, [r7, #3]
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10a      	bne.n	8002fc2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	b2d9      	uxtb	r1, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	f002 fbf3 	bl	80057a8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002fe0:	78fb      	ldrb	r3, [r7, #3]
 8002fe2:	f003 020f 	and.w	r2, r3, #15
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d901      	bls.n	8002ff2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e042      	b.n	8003078 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ff2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	da0f      	bge.n	800301a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ffa:	78fb      	ldrb	r3, [r7, #3]
 8002ffc:	f003 020f 	and.w	r2, r3, #15
 8003000:	4613      	mov	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	1a9b      	subs	r3, r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	3338      	adds	r3, #56	; 0x38
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	4413      	add	r3, r2
 800300e:	3304      	adds	r3, #4
 8003010:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2201      	movs	r2, #1
 8003016:	705a      	strb	r2, [r3, #1]
 8003018:	e00f      	b.n	800303a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800301a:	78fb      	ldrb	r3, [r7, #3]
 800301c:	f003 020f 	and.w	r2, r3, #15
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	4413      	add	r3, r2
 8003030:	3304      	adds	r3, #4
 8003032:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003040:	78fb      	ldrb	r3, [r7, #3]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	b2da      	uxtb	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_PCD_EP_ClrStall+0x86>
 8003056:	2302      	movs	r3, #2
 8003058:	e00e      	b.n	8003078 <HAL_PCD_EP_ClrStall+0xa4>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68f9      	ldr	r1, [r7, #12]
 8003068:	4618      	mov	r0, r3
 800306a:	f002 fa0a 	bl	8005482 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08a      	sub	sp, #40	; 0x28
 8003084:	af02      	add	r7, sp, #8
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	3338      	adds	r3, #56	; 0x38
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	4413      	add	r3, r2
 80030a4:	3304      	adds	r3, #4
 80030a6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	699a      	ldr	r2, [r3, #24]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d901      	bls.n	80030b8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e06c      	b.n	8003192 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	695a      	ldr	r2, [r3, #20]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	69fa      	ldr	r2, [r7, #28]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d902      	bls.n	80030d4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	3303      	adds	r3, #3
 80030d8:	089b      	lsrs	r3, r3, #2
 80030da:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80030dc:	e02b      	b.n	8003136 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	695a      	ldr	r2, [r3, #20]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	69fa      	ldr	r2, [r7, #28]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d902      	bls.n	80030fa <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3303      	adds	r3, #3
 80030fe:	089b      	lsrs	r3, r3, #2
 8003100:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	68d9      	ldr	r1, [r3, #12]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	b2da      	uxtb	r2, r3
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003112:	b2db      	uxtb	r3, r3
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	4603      	mov	r3, r0
 8003118:	6978      	ldr	r0, [r7, #20]
 800311a:	f002 f8ae 	bl	800527a <USB_WritePacket>

    ep->xfer_buff  += len;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	68da      	ldr	r2, [r3, #12]
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	441a      	add	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	699a      	ldr	r2, [r3, #24]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	441a      	add	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4413      	add	r3, r2
 800313e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	b29b      	uxth	r3, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	429a      	cmp	r2, r3
 800314a:	d809      	bhi.n	8003160 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	699a      	ldr	r2, [r3, #24]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003154:	429a      	cmp	r2, r3
 8003156:	d203      	bcs.n	8003160 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1be      	bne.n	80030de <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	695a      	ldr	r2, [r3, #20]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	429a      	cmp	r2, r3
 800316a:	d811      	bhi.n	8003190 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	2201      	movs	r2, #1
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	43db      	mvns	r3, r3
 8003186:	6939      	ldr	r1, [r7, #16]
 8003188:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800318c:	4013      	ands	r3, r2
 800318e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3720      	adds	r7, #32
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	333c      	adds	r3, #60	; 0x3c
 80031b4:	3304      	adds	r3, #4
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	015a      	lsls	r2, r3, #5
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	4413      	add	r3, r2
 80031c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	f040 80a0 	bne.w	8003314 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d015      	beq.n	800320a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	4a72      	ldr	r2, [pc, #456]	; (80033ac <PCD_EP_OutXfrComplete_int+0x210>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	f240 80dd 	bls.w	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 80d7 	beq.w	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	015a      	lsls	r2, r3, #5
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	4413      	add	r3, r2
 80031fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003200:	461a      	mov	r2, r3
 8003202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003206:	6093      	str	r3, [r2, #8]
 8003208:	e0cb      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f003 0320 	and.w	r3, r3, #32
 8003210:	2b00      	cmp	r3, #0
 8003212:	d009      	beq.n	8003228 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	015a      	lsls	r2, r3, #5
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4413      	add	r3, r2
 800321c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003220:	461a      	mov	r2, r3
 8003222:	2320      	movs	r3, #32
 8003224:	6093      	str	r3, [r2, #8]
 8003226:	e0bc      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800322e:	2b00      	cmp	r3, #0
 8003230:	f040 80b7 	bne.w	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4a5d      	ldr	r2, [pc, #372]	; (80033ac <PCD_EP_OutXfrComplete_int+0x210>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d90f      	bls.n	800325c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	015a      	lsls	r2, r3, #5
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	4413      	add	r3, r2
 800324e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003252:	461a      	mov	r2, r3
 8003254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003258:	6093      	str	r3, [r2, #8]
 800325a:	e0a2      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	4613      	mov	r3, r2
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	1a9b      	subs	r3, r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800326e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	0159      	lsls	r1, r3, #5
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	440b      	add	r3, r1
 8003278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003282:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	4613      	mov	r3, r2
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4403      	add	r3, r0
 8003292:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003296:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003298:	6879      	ldr	r1, [r7, #4]
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	4613      	mov	r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80032aa:	6819      	ldr	r1, [r3, #0]
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	4613      	mov	r3, r2
 80032b2:	00db      	lsls	r3, r3, #3
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4403      	add	r3, r0
 80032ba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4419      	add	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	4613      	mov	r3, r2
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4403      	add	r3, r0
 80032d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80032d4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d114      	bne.n	8003306 <PCD_EP_OutXfrComplete_int+0x16a>
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	4613      	mov	r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d108      	bne.n	8003306 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6818      	ldr	r0, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80032fe:	461a      	mov	r2, r3
 8003300:	2101      	movs	r1, #1
 8003302:	f002 fa51 	bl	80057a8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	4619      	mov	r1, r3
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f003 ff71 	bl	80071f4 <HAL_PCD_DataOutStageCallback>
 8003312:	e046      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4a26      	ldr	r2, [pc, #152]	; (80033b0 <PCD_EP_OutXfrComplete_int+0x214>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d124      	bne.n	8003366 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00a      	beq.n	800333c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	015a      	lsls	r2, r3, #5
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4413      	add	r3, r2
 800332e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003332:	461a      	mov	r2, r3
 8003334:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003338:	6093      	str	r3, [r2, #8]
 800333a:	e032      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d008      	beq.n	8003358 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	015a      	lsls	r2, r3, #5
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4413      	add	r3, r2
 800334e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003352:	461a      	mov	r2, r3
 8003354:	2320      	movs	r3, #32
 8003356:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	4619      	mov	r1, r3
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f003 ff48 	bl	80071f4 <HAL_PCD_DataOutStageCallback>
 8003364:	e01d      	b.n	80033a2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d114      	bne.n	8003396 <PCD_EP_OutXfrComplete_int+0x1fa>
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d108      	bne.n	8003396 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800338e:	461a      	mov	r2, r3
 8003390:	2100      	movs	r1, #0
 8003392:	f002 fa09 	bl	80057a8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	4619      	mov	r1, r3
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f003 ff29 	bl	80071f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	4f54300a 	.word	0x4f54300a
 80033b0:	4f54310a 	.word	0x4f54310a

080033b4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	333c      	adds	r3, #60	; 0x3c
 80033cc:	3304      	adds	r3, #4
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	015a      	lsls	r2, r3, #5
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4413      	add	r3, r2
 80033da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	4a15      	ldr	r2, [pc, #84]	; (800343c <PCD_EP_OutSetupPacket_int+0x88>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d90e      	bls.n	8003408 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d009      	beq.n	8003408 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	015a      	lsls	r2, r3, #5
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	4413      	add	r3, r2
 80033fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003400:	461a      	mov	r2, r3
 8003402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003406:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f003 fee1 	bl	80071d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	4a0a      	ldr	r2, [pc, #40]	; (800343c <PCD_EP_OutSetupPacket_int+0x88>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d90c      	bls.n	8003430 <PCD_EP_OutSetupPacket_int+0x7c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	2b01      	cmp	r3, #1
 800341c:	d108      	bne.n	8003430 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6818      	ldr	r0, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003428:	461a      	mov	r2, r3
 800342a:	2101      	movs	r1, #1
 800342c:	f002 f9bc 	bl	80057a8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	4f54300a 	.word	0x4f54300a

08003440 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	70fb      	strb	r3, [r7, #3]
 800344c:	4613      	mov	r3, r2
 800344e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003458:	78fb      	ldrb	r3, [r7, #3]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d107      	bne.n	800346e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800345e:	883b      	ldrh	r3, [r7, #0]
 8003460:	0419      	lsls	r1, r3, #16
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	430a      	orrs	r2, r1
 800346a:	629a      	str	r2, [r3, #40]	; 0x28
 800346c:	e028      	b.n	80034c0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003474:	0c1b      	lsrs	r3, r3, #16
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	4413      	add	r3, r2
 800347a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800347c:	2300      	movs	r3, #0
 800347e:	73fb      	strb	r3, [r7, #15]
 8003480:	e00d      	b.n	800349e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	7bfb      	ldrb	r3, [r7, #15]
 8003488:	3340      	adds	r3, #64	; 0x40
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	0c1b      	lsrs	r3, r3, #16
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	4413      	add	r3, r2
 8003496:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003498:	7bfb      	ldrb	r3, [r7, #15]
 800349a:	3301      	adds	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
 800349e:	7bfa      	ldrb	r2, [r7, #15]
 80034a0:	78fb      	ldrb	r3, [r7, #3]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d3ec      	bcc.n	8003482 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80034a8:	883b      	ldrh	r3, [r7, #0]
 80034aa:	0418      	lsls	r0, r3, #16
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6819      	ldr	r1, [r3, #0]
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	3b01      	subs	r3, #1
 80034b4:	68ba      	ldr	r2, [r7, #8]
 80034b6:	4302      	orrs	r2, r0
 80034b8:	3340      	adds	r3, #64	; 0x40
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3714      	adds	r7, #20
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	460b      	mov	r3, r1
 80034d8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	887a      	ldrh	r2, [r7, #2]
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e264      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d075      	beq.n	8003612 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003526:	4ba3      	ldr	r3, [pc, #652]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 030c 	and.w	r3, r3, #12
 800352e:	2b04      	cmp	r3, #4
 8003530:	d00c      	beq.n	800354c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003532:	4ba0      	ldr	r3, [pc, #640]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800353a:	2b08      	cmp	r3, #8
 800353c:	d112      	bne.n	8003564 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800353e:	4b9d      	ldr	r3, [pc, #628]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003546:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800354a:	d10b      	bne.n	8003564 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	4b99      	ldr	r3, [pc, #612]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d05b      	beq.n	8003610 <HAL_RCC_OscConfig+0x108>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d157      	bne.n	8003610 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e23f      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800356c:	d106      	bne.n	800357c <HAL_RCC_OscConfig+0x74>
 800356e:	4b91      	ldr	r3, [pc, #580]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a90      	ldr	r2, [pc, #576]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	e01d      	b.n	80035b8 <HAL_RCC_OscConfig+0xb0>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003584:	d10c      	bne.n	80035a0 <HAL_RCC_OscConfig+0x98>
 8003586:	4b8b      	ldr	r3, [pc, #556]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a8a      	ldr	r2, [pc, #552]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800358c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003590:	6013      	str	r3, [r2, #0]
 8003592:	4b88      	ldr	r3, [pc, #544]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a87      	ldr	r2, [pc, #540]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800359c:	6013      	str	r3, [r2, #0]
 800359e:	e00b      	b.n	80035b8 <HAL_RCC_OscConfig+0xb0>
 80035a0:	4b84      	ldr	r3, [pc, #528]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a83      	ldr	r2, [pc, #524]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80035a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	4b81      	ldr	r3, [pc, #516]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a80      	ldr	r2, [pc, #512]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80035b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d013      	beq.n	80035e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7fe fb3e 	bl	8001c40 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035c8:	f7fe fb3a 	bl	8001c40 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b64      	cmp	r3, #100	; 0x64
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e204      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035da:	4b76      	ldr	r3, [pc, #472]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0f0      	beq.n	80035c8 <HAL_RCC_OscConfig+0xc0>
 80035e6:	e014      	b.n	8003612 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e8:	f7fe fb2a 	bl	8001c40 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035f0:	f7fe fb26 	bl	8001c40 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e1f0      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003602:	4b6c      	ldr	r3, [pc, #432]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1f0      	bne.n	80035f0 <HAL_RCC_OscConfig+0xe8>
 800360e:	e000      	b.n	8003612 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d063      	beq.n	80036e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800361e:	4b65      	ldr	r3, [pc, #404]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00b      	beq.n	8003642 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800362a:	4b62      	ldr	r3, [pc, #392]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003632:	2b08      	cmp	r3, #8
 8003634:	d11c      	bne.n	8003670 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003636:	4b5f      	ldr	r3, [pc, #380]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d116      	bne.n	8003670 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003642:	4b5c      	ldr	r3, [pc, #368]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_RCC_OscConfig+0x152>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d001      	beq.n	800365a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e1c4      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365a:	4b56      	ldr	r3, [pc, #344]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	4952      	ldr	r1, [pc, #328]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800366a:	4313      	orrs	r3, r2
 800366c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800366e:	e03a      	b.n	80036e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d020      	beq.n	80036ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003678:	4b4f      	ldr	r3, [pc, #316]	; (80037b8 <HAL_RCC_OscConfig+0x2b0>)
 800367a:	2201      	movs	r2, #1
 800367c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800367e:	f7fe fadf 	bl	8001c40 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003686:	f7fe fadb 	bl	8001c40 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e1a5      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003698:	4b46      	ldr	r3, [pc, #280]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f0      	beq.n	8003686 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036a4:	4b43      	ldr	r3, [pc, #268]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	4940      	ldr	r1, [pc, #256]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	600b      	str	r3, [r1, #0]
 80036b8:	e015      	b.n	80036e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036ba:	4b3f      	ldr	r3, [pc, #252]	; (80037b8 <HAL_RCC_OscConfig+0x2b0>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7fe fabe 	bl	8001c40 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c8:	f7fe faba 	bl	8001c40 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e184      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036da:	4b36      	ldr	r3, [pc, #216]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d030      	beq.n	8003754 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d016      	beq.n	8003728 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036fa:	4b30      	ldr	r3, [pc, #192]	; (80037bc <HAL_RCC_OscConfig+0x2b4>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003700:	f7fe fa9e 	bl	8001c40 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003708:	f7fe fa9a 	bl	8001c40 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e164      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800371a:	4b26      	ldr	r3, [pc, #152]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800371c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0f0      	beq.n	8003708 <HAL_RCC_OscConfig+0x200>
 8003726:	e015      	b.n	8003754 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003728:	4b24      	ldr	r3, [pc, #144]	; (80037bc <HAL_RCC_OscConfig+0x2b4>)
 800372a:	2200      	movs	r2, #0
 800372c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372e:	f7fe fa87 	bl	8001c40 <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003734:	e008      	b.n	8003748 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003736:	f7fe fa83 	bl	8001c40 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d901      	bls.n	8003748 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e14d      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003748:	4b1a      	ldr	r3, [pc, #104]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800374a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1f0      	bne.n	8003736 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 80a0 	beq.w	80038a2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003762:	2300      	movs	r3, #0
 8003764:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003766:	4b13      	ldr	r3, [pc, #76]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10f      	bne.n	8003792 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	4b0f      	ldr	r3, [pc, #60]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	4a0e      	ldr	r2, [pc, #56]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 800377c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003780:	6413      	str	r3, [r2, #64]	; 0x40
 8003782:	4b0c      	ldr	r3, [pc, #48]	; (80037b4 <HAL_RCC_OscConfig+0x2ac>)
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378a:	60bb      	str	r3, [r7, #8]
 800378c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800378e:	2301      	movs	r3, #1
 8003790:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003792:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <HAL_RCC_OscConfig+0x2b8>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379a:	2b00      	cmp	r3, #0
 800379c:	d121      	bne.n	80037e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800379e:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <HAL_RCC_OscConfig+0x2b8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a07      	ldr	r2, [pc, #28]	; (80037c0 <HAL_RCC_OscConfig+0x2b8>)
 80037a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037aa:	f7fe fa49 	bl	8001c40 <HAL_GetTick>
 80037ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	e011      	b.n	80037d6 <HAL_RCC_OscConfig+0x2ce>
 80037b2:	bf00      	nop
 80037b4:	40023800 	.word	0x40023800
 80037b8:	42470000 	.word	0x42470000
 80037bc:	42470e80 	.word	0x42470e80
 80037c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c4:	f7fe fa3c 	bl	8001c40 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e106      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d6:	4b85      	ldr	r3, [pc, #532]	; (80039ec <HAL_RCC_OscConfig+0x4e4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d106      	bne.n	80037f8 <HAL_RCC_OscConfig+0x2f0>
 80037ea:	4b81      	ldr	r3, [pc, #516]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ee:	4a80      	ldr	r2, [pc, #512]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	6713      	str	r3, [r2, #112]	; 0x70
 80037f6:	e01c      	b.n	8003832 <HAL_RCC_OscConfig+0x32a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b05      	cmp	r3, #5
 80037fe:	d10c      	bne.n	800381a <HAL_RCC_OscConfig+0x312>
 8003800:	4b7b      	ldr	r3, [pc, #492]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003804:	4a7a      	ldr	r2, [pc, #488]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003806:	f043 0304 	orr.w	r3, r3, #4
 800380a:	6713      	str	r3, [r2, #112]	; 0x70
 800380c:	4b78      	ldr	r3, [pc, #480]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 800380e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003810:	4a77      	ldr	r2, [pc, #476]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003812:	f043 0301 	orr.w	r3, r3, #1
 8003816:	6713      	str	r3, [r2, #112]	; 0x70
 8003818:	e00b      	b.n	8003832 <HAL_RCC_OscConfig+0x32a>
 800381a:	4b75      	ldr	r3, [pc, #468]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 800381c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381e:	4a74      	ldr	r2, [pc, #464]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003820:	f023 0301 	bic.w	r3, r3, #1
 8003824:	6713      	str	r3, [r2, #112]	; 0x70
 8003826:	4b72      	ldr	r3, [pc, #456]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382a:	4a71      	ldr	r2, [pc, #452]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 800382c:	f023 0304 	bic.w	r3, r3, #4
 8003830:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d015      	beq.n	8003866 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383a:	f7fe fa01 	bl	8001c40 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003840:	e00a      	b.n	8003858 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003842:	f7fe f9fd 	bl	8001c40 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003850:	4293      	cmp	r3, r2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e0c5      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003858:	4b65      	ldr	r3, [pc, #404]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 800385a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0ee      	beq.n	8003842 <HAL_RCC_OscConfig+0x33a>
 8003864:	e014      	b.n	8003890 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003866:	f7fe f9eb 	bl	8001c40 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800386c:	e00a      	b.n	8003884 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800386e:	f7fe f9e7 	bl	8001c40 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	f241 3288 	movw	r2, #5000	; 0x1388
 800387c:	4293      	cmp	r3, r2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e0af      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003884:	4b5a      	ldr	r3, [pc, #360]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1ee      	bne.n	800386e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003890:	7dfb      	ldrb	r3, [r7, #23]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d105      	bne.n	80038a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003896:	4b56      	ldr	r3, [pc, #344]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	4a55      	ldr	r2, [pc, #340]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 800389c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 809b 	beq.w	80039e2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038ac:	4b50      	ldr	r3, [pc, #320]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f003 030c 	and.w	r3, r3, #12
 80038b4:	2b08      	cmp	r3, #8
 80038b6:	d05c      	beq.n	8003972 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d141      	bne.n	8003944 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c0:	4b4c      	ldr	r3, [pc, #304]	; (80039f4 <HAL_RCC_OscConfig+0x4ec>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c6:	f7fe f9bb 	bl	8001c40 <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ce:	f7fe f9b7 	bl	8001c40 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e081      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038e0:	4b43      	ldr	r3, [pc, #268]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1f0      	bne.n	80038ce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69da      	ldr	r2, [r3, #28]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fa:	019b      	lsls	r3, r3, #6
 80038fc:	431a      	orrs	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	085b      	lsrs	r3, r3, #1
 8003904:	3b01      	subs	r3, #1
 8003906:	041b      	lsls	r3, r3, #16
 8003908:	431a      	orrs	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	061b      	lsls	r3, r3, #24
 8003910:	4937      	ldr	r1, [pc, #220]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003912:	4313      	orrs	r3, r2
 8003914:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003916:	4b37      	ldr	r3, [pc, #220]	; (80039f4 <HAL_RCC_OscConfig+0x4ec>)
 8003918:	2201      	movs	r2, #1
 800391a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7fe f990 	bl	8001c40 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003924:	f7fe f98c 	bl	8001c40 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e056      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003936:	4b2e      	ldr	r3, [pc, #184]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0x41c>
 8003942:	e04e      	b.n	80039e2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003944:	4b2b      	ldr	r3, [pc, #172]	; (80039f4 <HAL_RCC_OscConfig+0x4ec>)
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394a:	f7fe f979 	bl	8001c40 <HAL_GetTick>
 800394e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003952:	f7fe f975 	bl	8001c40 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e03f      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003964:	4b22      	ldr	r3, [pc, #136]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1f0      	bne.n	8003952 <HAL_RCC_OscConfig+0x44a>
 8003970:	e037      	b.n	80039e2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d101      	bne.n	800397e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e032      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800397e:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <HAL_RCC_OscConfig+0x4e8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d028      	beq.n	80039de <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003996:	429a      	cmp	r2, r3
 8003998:	d121      	bne.n	80039de <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d11a      	bne.n	80039de <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80039ae:	4013      	ands	r3, r2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039b4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d111      	bne.n	80039de <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c4:	085b      	lsrs	r3, r3, #1
 80039c6:	3b01      	subs	r3, #1
 80039c8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d107      	bne.n	80039de <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039da:	429a      	cmp	r2, r3
 80039dc:	d001      	beq.n	80039e2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40007000 	.word	0x40007000
 80039f0:	40023800 	.word	0x40023800
 80039f4:	42470060 	.word	0x42470060

080039f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0cc      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a0c:	4b68      	ldr	r3, [pc, #416]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d90c      	bls.n	8003a34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	4b65      	ldr	r3, [pc, #404]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b63      	ldr	r3, [pc, #396]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0b8      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d020      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a4c:	4b59      	ldr	r3, [pc, #356]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	4a58      	ldr	r2, [pc, #352]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a64:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4a52      	ldr	r2, [pc, #328]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a70:	4b50      	ldr	r3, [pc, #320]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	494d      	ldr	r1, [pc, #308]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d044      	beq.n	8003b18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d119      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e07f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d003      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ab2:	2b03      	cmp	r3, #3
 8003ab4:	d107      	bne.n	8003ac6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab6:	4b3f      	ldr	r3, [pc, #252]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e06f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac6:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e067      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ad6:	4b37      	ldr	r3, [pc, #220]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f023 0203 	bic.w	r2, r3, #3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	4934      	ldr	r1, [pc, #208]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae8:	f7fe f8aa 	bl	8001c40 <HAL_GetTick>
 8003aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	e00a      	b.n	8003b06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af0:	f7fe f8a6 	bl	8001c40 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e04f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b06:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 020c 	and.w	r2, r3, #12
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d1eb      	bne.n	8003af0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b18:	4b25      	ldr	r3, [pc, #148]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d20c      	bcs.n	8003b40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b22      	ldr	r3, [pc, #136]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d001      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e032      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4c:	4b19      	ldr	r3, [pc, #100]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	4916      	ldr	r1, [pc, #88]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b7e:	f000 f821 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8003b82:	4602      	mov	r2, r0
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	490a      	ldr	r1, [pc, #40]	; (8003bb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	5ccb      	ldrb	r3, [r1, r3]
 8003b92:	fa22 f303 	lsr.w	r3, r2, r3
 8003b96:	4a09      	ldr	r2, [pc, #36]	; (8003bbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe f80a 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40023c00 	.word	0x40023c00
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	080077d0 	.word	0x080077d0
 8003bbc:	20000004 	.word	0x20000004
 8003bc0:	20000008 	.word	0x20000008

08003bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc4:	b5b0      	push	{r4, r5, r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003bca:	2100      	movs	r1, #0
 8003bcc:	6079      	str	r1, [r7, #4]
 8003bce:	2100      	movs	r1, #0
 8003bd0:	60f9      	str	r1, [r7, #12]
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bda:	4952      	ldr	r1, [pc, #328]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003bdc:	6889      	ldr	r1, [r1, #8]
 8003bde:	f001 010c 	and.w	r1, r1, #12
 8003be2:	2908      	cmp	r1, #8
 8003be4:	d00d      	beq.n	8003c02 <HAL_RCC_GetSysClockFreq+0x3e>
 8003be6:	2908      	cmp	r1, #8
 8003be8:	f200 8094 	bhi.w	8003d14 <HAL_RCC_GetSysClockFreq+0x150>
 8003bec:	2900      	cmp	r1, #0
 8003bee:	d002      	beq.n	8003bf6 <HAL_RCC_GetSysClockFreq+0x32>
 8003bf0:	2904      	cmp	r1, #4
 8003bf2:	d003      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x38>
 8003bf4:	e08e      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bf6:	4b4c      	ldr	r3, [pc, #304]	; (8003d28 <HAL_RCC_GetSysClockFreq+0x164>)
 8003bf8:	60bb      	str	r3, [r7, #8]
       break;
 8003bfa:	e08e      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bfc:	4b4b      	ldr	r3, [pc, #300]	; (8003d2c <HAL_RCC_GetSysClockFreq+0x168>)
 8003bfe:	60bb      	str	r3, [r7, #8]
      break;
 8003c00:	e08b      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c02:	4948      	ldr	r1, [pc, #288]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c04:	6849      	ldr	r1, [r1, #4]
 8003c06:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003c0a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c0c:	4945      	ldr	r1, [pc, #276]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c0e:	6849      	ldr	r1, [r1, #4]
 8003c10:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003c14:	2900      	cmp	r1, #0
 8003c16:	d024      	beq.n	8003c62 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c18:	4942      	ldr	r1, [pc, #264]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c1a:	6849      	ldr	r1, [r1, #4]
 8003c1c:	0989      	lsrs	r1, r1, #6
 8003c1e:	4608      	mov	r0, r1
 8003c20:	f04f 0100 	mov.w	r1, #0
 8003c24:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003c28:	f04f 0500 	mov.w	r5, #0
 8003c2c:	ea00 0204 	and.w	r2, r0, r4
 8003c30:	ea01 0305 	and.w	r3, r1, r5
 8003c34:	493d      	ldr	r1, [pc, #244]	; (8003d2c <HAL_RCC_GetSysClockFreq+0x168>)
 8003c36:	fb01 f003 	mul.w	r0, r1, r3
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	fb01 f102 	mul.w	r1, r1, r2
 8003c40:	1844      	adds	r4, r0, r1
 8003c42:	493a      	ldr	r1, [pc, #232]	; (8003d2c <HAL_RCC_GetSysClockFreq+0x168>)
 8003c44:	fba2 0101 	umull	r0, r1, r2, r1
 8003c48:	1863      	adds	r3, r4, r1
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	f04f 0300 	mov.w	r3, #0
 8003c54:	f7fc fac0 	bl	80001d8 <__aeabi_uldivmod>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	e04a      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c62:	4b30      	ldr	r3, [pc, #192]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	099b      	lsrs	r3, r3, #6
 8003c68:	461a      	mov	r2, r3
 8003c6a:	f04f 0300 	mov.w	r3, #0
 8003c6e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c72:	f04f 0100 	mov.w	r1, #0
 8003c76:	ea02 0400 	and.w	r4, r2, r0
 8003c7a:	ea03 0501 	and.w	r5, r3, r1
 8003c7e:	4620      	mov	r0, r4
 8003c80:	4629      	mov	r1, r5
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	f04f 0300 	mov.w	r3, #0
 8003c8a:	014b      	lsls	r3, r1, #5
 8003c8c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c90:	0142      	lsls	r2, r0, #5
 8003c92:	4610      	mov	r0, r2
 8003c94:	4619      	mov	r1, r3
 8003c96:	1b00      	subs	r0, r0, r4
 8003c98:	eb61 0105 	sbc.w	r1, r1, r5
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	f04f 0300 	mov.w	r3, #0
 8003ca4:	018b      	lsls	r3, r1, #6
 8003ca6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003caa:	0182      	lsls	r2, r0, #6
 8003cac:	1a12      	subs	r2, r2, r0
 8003cae:	eb63 0301 	sbc.w	r3, r3, r1
 8003cb2:	f04f 0000 	mov.w	r0, #0
 8003cb6:	f04f 0100 	mov.w	r1, #0
 8003cba:	00d9      	lsls	r1, r3, #3
 8003cbc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003cc0:	00d0      	lsls	r0, r2, #3
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	1912      	adds	r2, r2, r4
 8003cc8:	eb45 0303 	adc.w	r3, r5, r3
 8003ccc:	f04f 0000 	mov.w	r0, #0
 8003cd0:	f04f 0100 	mov.w	r1, #0
 8003cd4:	0299      	lsls	r1, r3, #10
 8003cd6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003cda:	0290      	lsls	r0, r2, #10
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	f7fc fa74 	bl	80001d8 <__aeabi_uldivmod>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003cf8:	4b0a      	ldr	r3, [pc, #40]	; (8003d24 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	0c1b      	lsrs	r3, r3, #16
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	3301      	adds	r3, #1
 8003d04:	005b      	lsls	r3, r3, #1
 8003d06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d10:	60bb      	str	r3, [r7, #8]
      break;
 8003d12:	e002      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d14:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <HAL_RCC_GetSysClockFreq+0x164>)
 8003d16:	60bb      	str	r3, [r7, #8]
      break;
 8003d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d1a:	68bb      	ldr	r3, [r7, #8]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bdb0      	pop	{r4, r5, r7, pc}
 8003d24:	40023800 	.word	0x40023800
 8003d28:	00f42400 	.word	0x00f42400
 8003d2c:	017d7840 	.word	0x017d7840

08003d30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d34:	4b03      	ldr	r3, [pc, #12]	; (8003d44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d36:	681b      	ldr	r3, [r3, #0]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	20000004 	.word	0x20000004

08003d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d4c:	f7ff fff0 	bl	8003d30 <HAL_RCC_GetHCLKFreq>
 8003d50:	4602      	mov	r2, r0
 8003d52:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	0a9b      	lsrs	r3, r3, #10
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	4903      	ldr	r1, [pc, #12]	; (8003d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d5e:	5ccb      	ldrb	r3, [r1, r3]
 8003d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40023800 	.word	0x40023800
 8003d6c:	080077e0 	.word	0x080077e0

08003d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d74:	f7ff ffdc 	bl	8003d30 <HAL_RCC_GetHCLKFreq>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	0b5b      	lsrs	r3, r3, #13
 8003d80:	f003 0307 	and.w	r3, r3, #7
 8003d84:	4903      	ldr	r1, [pc, #12]	; (8003d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d86:	5ccb      	ldrb	r3, [r1, r3]
 8003d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40023800 	.word	0x40023800
 8003d94:	080077e0 	.word	0x080077e0

08003d98 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e047      	b.n	8003e3a <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d106      	bne.n	8003dc4 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7fd fe18 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2224      	movs	r2, #36	; 0x24
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f831 	bl	8003e44 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003df0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695a      	ldr	r2, [r3, #20]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003e00:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695a      	ldr	r2, [r3, #20]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f042 0208 	orr.w	r2, r2, #8
 8003e10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e48:	b09f      	sub	sp, #124	; 0x7c
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e5a:	68d9      	ldr	r1, [r3, #12]
 8003e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	ea40 0301 	orr.w	r3, r0, r1
 8003e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e68:	689a      	ldr	r2, [r3, #8]
 8003e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	431a      	orrs	r2, r3
 8003e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e88:	f021 010c 	bic.w	r1, r1, #12
 8003e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e92:	430b      	orrs	r3, r1
 8003e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea2:	6999      	ldr	r1, [r3, #24]
 8003ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	ea40 0301 	orr.w	r3, r0, r1
 8003eac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	4bc5      	ldr	r3, [pc, #788]	; (80041c8 <UART_SetConfig+0x384>)
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d004      	beq.n	8003ec2 <UART_SetConfig+0x7e>
 8003eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4bc3      	ldr	r3, [pc, #780]	; (80041cc <UART_SetConfig+0x388>)
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d103      	bne.n	8003eca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ec2:	f7ff ff55 	bl	8003d70 <HAL_RCC_GetPCLK2Freq>
 8003ec6:	6778      	str	r0, [r7, #116]	; 0x74
 8003ec8:	e002      	b.n	8003ed0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eca:	f7ff ff3d 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 8003ece:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ed8:	f040 80b6 	bne.w	8004048 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ede:	461c      	mov	r4, r3
 8003ee0:	f04f 0500 	mov.w	r5, #0
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	462b      	mov	r3, r5
 8003ee8:	1891      	adds	r1, r2, r2
 8003eea:	6439      	str	r1, [r7, #64]	; 0x40
 8003eec:	415b      	adcs	r3, r3
 8003eee:	647b      	str	r3, [r7, #68]	; 0x44
 8003ef0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ef4:	1912      	adds	r2, r2, r4
 8003ef6:	eb45 0303 	adc.w	r3, r5, r3
 8003efa:	f04f 0000 	mov.w	r0, #0
 8003efe:	f04f 0100 	mov.w	r1, #0
 8003f02:	00d9      	lsls	r1, r3, #3
 8003f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f08:	00d0      	lsls	r0, r2, #3
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	1911      	adds	r1, r2, r4
 8003f10:	6639      	str	r1, [r7, #96]	; 0x60
 8003f12:	416b      	adcs	r3, r5
 8003f14:	667b      	str	r3, [r7, #100]	; 0x64
 8003f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	f04f 0300 	mov.w	r3, #0
 8003f20:	1891      	adds	r1, r2, r2
 8003f22:	63b9      	str	r1, [r7, #56]	; 0x38
 8003f24:	415b      	adcs	r3, r3
 8003f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003f30:	f7fc f952 	bl	80001d8 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4ba5      	ldr	r3, [pc, #660]	; (80041d0 <UART_SetConfig+0x38c>)
 8003f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f3e:	095b      	lsrs	r3, r3, #5
 8003f40:	011e      	lsls	r6, r3, #4
 8003f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f44:	461c      	mov	r4, r3
 8003f46:	f04f 0500 	mov.w	r5, #0
 8003f4a:	4622      	mov	r2, r4
 8003f4c:	462b      	mov	r3, r5
 8003f4e:	1891      	adds	r1, r2, r2
 8003f50:	6339      	str	r1, [r7, #48]	; 0x30
 8003f52:	415b      	adcs	r3, r3
 8003f54:	637b      	str	r3, [r7, #52]	; 0x34
 8003f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003f5a:	1912      	adds	r2, r2, r4
 8003f5c:	eb45 0303 	adc.w	r3, r5, r3
 8003f60:	f04f 0000 	mov.w	r0, #0
 8003f64:	f04f 0100 	mov.w	r1, #0
 8003f68:	00d9      	lsls	r1, r3, #3
 8003f6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f6e:	00d0      	lsls	r0, r2, #3
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	1911      	adds	r1, r2, r4
 8003f76:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f78:	416b      	adcs	r3, r5
 8003f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	461a      	mov	r2, r3
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	1891      	adds	r1, r2, r2
 8003f88:	62b9      	str	r1, [r7, #40]	; 0x28
 8003f8a:	415b      	adcs	r3, r3
 8003f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003f96:	f7fc f91f 	bl	80001d8 <__aeabi_uldivmod>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4b8c      	ldr	r3, [pc, #560]	; (80041d0 <UART_SetConfig+0x38c>)
 8003fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8003fa4:	095b      	lsrs	r3, r3, #5
 8003fa6:	2164      	movs	r1, #100	; 0x64
 8003fa8:	fb01 f303 	mul.w	r3, r1, r3
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	3332      	adds	r3, #50	; 0x32
 8003fb2:	4a87      	ldr	r2, [pc, #540]	; (80041d0 <UART_SetConfig+0x38c>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	095b      	lsrs	r3, r3, #5
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fc0:	441e      	add	r6, r3
 8003fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f04f 0100 	mov.w	r1, #0
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	1894      	adds	r4, r2, r2
 8003fd0:	623c      	str	r4, [r7, #32]
 8003fd2:	415b      	adcs	r3, r3
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fda:	1812      	adds	r2, r2, r0
 8003fdc:	eb41 0303 	adc.w	r3, r1, r3
 8003fe0:	f04f 0400 	mov.w	r4, #0
 8003fe4:	f04f 0500 	mov.w	r5, #0
 8003fe8:	00dd      	lsls	r5, r3, #3
 8003fea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003fee:	00d4      	lsls	r4, r2, #3
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	462b      	mov	r3, r5
 8003ff4:	1814      	adds	r4, r2, r0
 8003ff6:	653c      	str	r4, [r7, #80]	; 0x50
 8003ff8:	414b      	adcs	r3, r1
 8003ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8003ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	461a      	mov	r2, r3
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	1891      	adds	r1, r2, r2
 8004008:	61b9      	str	r1, [r7, #24]
 800400a:	415b      	adcs	r3, r3
 800400c:	61fb      	str	r3, [r7, #28]
 800400e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004012:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004016:	f7fc f8df 	bl	80001d8 <__aeabi_uldivmod>
 800401a:	4602      	mov	r2, r0
 800401c:	460b      	mov	r3, r1
 800401e:	4b6c      	ldr	r3, [pc, #432]	; (80041d0 <UART_SetConfig+0x38c>)
 8004020:	fba3 1302 	umull	r1, r3, r3, r2
 8004024:	095b      	lsrs	r3, r3, #5
 8004026:	2164      	movs	r1, #100	; 0x64
 8004028:	fb01 f303 	mul.w	r3, r1, r3
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	3332      	adds	r3, #50	; 0x32
 8004032:	4a67      	ldr	r2, [pc, #412]	; (80041d0 <UART_SetConfig+0x38c>)
 8004034:	fba2 2303 	umull	r2, r3, r2, r3
 8004038:	095b      	lsrs	r3, r3, #5
 800403a:	f003 0207 	and.w	r2, r3, #7
 800403e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4432      	add	r2, r6
 8004044:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004046:	e0b9      	b.n	80041bc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800404a:	461c      	mov	r4, r3
 800404c:	f04f 0500 	mov.w	r5, #0
 8004050:	4622      	mov	r2, r4
 8004052:	462b      	mov	r3, r5
 8004054:	1891      	adds	r1, r2, r2
 8004056:	6139      	str	r1, [r7, #16]
 8004058:	415b      	adcs	r3, r3
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004060:	1912      	adds	r2, r2, r4
 8004062:	eb45 0303 	adc.w	r3, r5, r3
 8004066:	f04f 0000 	mov.w	r0, #0
 800406a:	f04f 0100 	mov.w	r1, #0
 800406e:	00d9      	lsls	r1, r3, #3
 8004070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004074:	00d0      	lsls	r0, r2, #3
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	eb12 0804 	adds.w	r8, r2, r4
 800407e:	eb43 0905 	adc.w	r9, r3, r5
 8004082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	4618      	mov	r0, r3
 8004088:	f04f 0100 	mov.w	r1, #0
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	008b      	lsls	r3, r1, #2
 8004096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800409a:	0082      	lsls	r2, r0, #2
 800409c:	4640      	mov	r0, r8
 800409e:	4649      	mov	r1, r9
 80040a0:	f7fc f89a 	bl	80001d8 <__aeabi_uldivmod>
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4b49      	ldr	r3, [pc, #292]	; (80041d0 <UART_SetConfig+0x38c>)
 80040aa:	fba3 2302 	umull	r2, r3, r3, r2
 80040ae:	095b      	lsrs	r3, r3, #5
 80040b0:	011e      	lsls	r6, r3, #4
 80040b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040b4:	4618      	mov	r0, r3
 80040b6:	f04f 0100 	mov.w	r1, #0
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	1894      	adds	r4, r2, r2
 80040c0:	60bc      	str	r4, [r7, #8]
 80040c2:	415b      	adcs	r3, r3
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040ca:	1812      	adds	r2, r2, r0
 80040cc:	eb41 0303 	adc.w	r3, r1, r3
 80040d0:	f04f 0400 	mov.w	r4, #0
 80040d4:	f04f 0500 	mov.w	r5, #0
 80040d8:	00dd      	lsls	r5, r3, #3
 80040da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80040de:	00d4      	lsls	r4, r2, #3
 80040e0:	4622      	mov	r2, r4
 80040e2:	462b      	mov	r3, r5
 80040e4:	1814      	adds	r4, r2, r0
 80040e6:	64bc      	str	r4, [r7, #72]	; 0x48
 80040e8:	414b      	adcs	r3, r1
 80040ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f04f 0100 	mov.w	r1, #0
 80040f6:	f04f 0200 	mov.w	r2, #0
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	008b      	lsls	r3, r1, #2
 8004100:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004104:	0082      	lsls	r2, r0, #2
 8004106:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800410a:	f7fc f865 	bl	80001d8 <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4b2f      	ldr	r3, [pc, #188]	; (80041d0 <UART_SetConfig+0x38c>)
 8004114:	fba3 1302 	umull	r1, r3, r3, r2
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	2164      	movs	r1, #100	; 0x64
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	011b      	lsls	r3, r3, #4
 8004124:	3332      	adds	r3, #50	; 0x32
 8004126:	4a2a      	ldr	r2, [pc, #168]	; (80041d0 <UART_SetConfig+0x38c>)
 8004128:	fba2 2303 	umull	r2, r3, r2, r3
 800412c:	095b      	lsrs	r3, r3, #5
 800412e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004132:	441e      	add	r6, r3
 8004134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004136:	4618      	mov	r0, r3
 8004138:	f04f 0100 	mov.w	r1, #0
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	1894      	adds	r4, r2, r2
 8004142:	603c      	str	r4, [r7, #0]
 8004144:	415b      	adcs	r3, r3
 8004146:	607b      	str	r3, [r7, #4]
 8004148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800414c:	1812      	adds	r2, r2, r0
 800414e:	eb41 0303 	adc.w	r3, r1, r3
 8004152:	f04f 0400 	mov.w	r4, #0
 8004156:	f04f 0500 	mov.w	r5, #0
 800415a:	00dd      	lsls	r5, r3, #3
 800415c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004160:	00d4      	lsls	r4, r2, #3
 8004162:	4622      	mov	r2, r4
 8004164:	462b      	mov	r3, r5
 8004166:	eb12 0a00 	adds.w	sl, r2, r0
 800416a:	eb43 0b01 	adc.w	fp, r3, r1
 800416e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	4618      	mov	r0, r3
 8004174:	f04f 0100 	mov.w	r1, #0
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	008b      	lsls	r3, r1, #2
 8004182:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004186:	0082      	lsls	r2, r0, #2
 8004188:	4650      	mov	r0, sl
 800418a:	4659      	mov	r1, fp
 800418c:	f7fc f824 	bl	80001d8 <__aeabi_uldivmod>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <UART_SetConfig+0x38c>)
 8004196:	fba3 1302 	umull	r1, r3, r3, r2
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	2164      	movs	r1, #100	; 0x64
 800419e:	fb01 f303 	mul.w	r3, r1, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	3332      	adds	r3, #50	; 0x32
 80041a8:	4a09      	ldr	r2, [pc, #36]	; (80041d0 <UART_SetConfig+0x38c>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	f003 020f 	and.w	r2, r3, #15
 80041b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4432      	add	r2, r6
 80041ba:	609a      	str	r2, [r3, #8]
}
 80041bc:	bf00      	nop
 80041be:	377c      	adds	r7, #124	; 0x7c
 80041c0:	46bd      	mov	sp, r7
 80041c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041c6:	bf00      	nop
 80041c8:	40011000 	.word	0x40011000
 80041cc:	40011400 	.word	0x40011400
 80041d0:	51eb851f 	.word	0x51eb851f

080041d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041d4:	b084      	sub	sp, #16
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b084      	sub	sp, #16
 80041da:	af00      	add	r7, sp, #0
 80041dc:	6078      	str	r0, [r7, #4]
 80041de:	f107 001c 	add.w	r0, r7, #28
 80041e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d122      	bne.n	8004232 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004200:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004216:	2b01      	cmp	r3, #1
 8004218:	d105      	bne.n	8004226 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f001 fb1c 	bl	8005864 <USB_CoreReset>
 800422c:	4603      	mov	r3, r0
 800422e:	73fb      	strb	r3, [r7, #15]
 8004230:	e01a      	b.n	8004268 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f001 fb10 	bl	8005864 <USB_CoreReset>
 8004244:	4603      	mov	r3, r0
 8004246:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004248:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004252:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	639a      	str	r2, [r3, #56]	; 0x38
 800425a:	e005      	b.n	8004268 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004260:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426a:	2b01      	cmp	r3, #1
 800426c:	d10b      	bne.n	8004286 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f043 0206 	orr.w	r2, r3, #6
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f043 0220 	orr.w	r2, r3, #32
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004286:	7bfb      	ldrb	r3, [r7, #15]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004292:	b004      	add	sp, #16
 8004294:	4770      	bx	lr
	...

08004298 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	4613      	mov	r3, r2
 80042a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d165      	bne.n	8004378 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4a41      	ldr	r2, [pc, #260]	; (80043b4 <USB_SetTurnaroundTime+0x11c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d906      	bls.n	80042c2 <USB_SetTurnaroundTime+0x2a>
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	4a40      	ldr	r2, [pc, #256]	; (80043b8 <USB_SetTurnaroundTime+0x120>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d202      	bcs.n	80042c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80042bc:	230f      	movs	r3, #15
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	e062      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	4a3c      	ldr	r2, [pc, #240]	; (80043b8 <USB_SetTurnaroundTime+0x120>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d306      	bcc.n	80042d8 <USB_SetTurnaroundTime+0x40>
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	4a3b      	ldr	r2, [pc, #236]	; (80043bc <USB_SetTurnaroundTime+0x124>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d202      	bcs.n	80042d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80042d2:	230e      	movs	r3, #14
 80042d4:	617b      	str	r3, [r7, #20]
 80042d6:	e057      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4a38      	ldr	r2, [pc, #224]	; (80043bc <USB_SetTurnaroundTime+0x124>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d306      	bcc.n	80042ee <USB_SetTurnaroundTime+0x56>
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	4a37      	ldr	r2, [pc, #220]	; (80043c0 <USB_SetTurnaroundTime+0x128>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d202      	bcs.n	80042ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80042e8:	230d      	movs	r3, #13
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	e04c      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	4a33      	ldr	r2, [pc, #204]	; (80043c0 <USB_SetTurnaroundTime+0x128>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d306      	bcc.n	8004304 <USB_SetTurnaroundTime+0x6c>
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	4a32      	ldr	r2, [pc, #200]	; (80043c4 <USB_SetTurnaroundTime+0x12c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d802      	bhi.n	8004304 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80042fe:	230c      	movs	r3, #12
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	e041      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	4a2f      	ldr	r2, [pc, #188]	; (80043c4 <USB_SetTurnaroundTime+0x12c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d906      	bls.n	800431a <USB_SetTurnaroundTime+0x82>
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4a2e      	ldr	r2, [pc, #184]	; (80043c8 <USB_SetTurnaroundTime+0x130>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d802      	bhi.n	800431a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004314:	230b      	movs	r3, #11
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	e036      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	4a2a      	ldr	r2, [pc, #168]	; (80043c8 <USB_SetTurnaroundTime+0x130>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d906      	bls.n	8004330 <USB_SetTurnaroundTime+0x98>
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	4a29      	ldr	r2, [pc, #164]	; (80043cc <USB_SetTurnaroundTime+0x134>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d802      	bhi.n	8004330 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800432a:	230a      	movs	r3, #10
 800432c:	617b      	str	r3, [r7, #20]
 800432e:	e02b      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	4a26      	ldr	r2, [pc, #152]	; (80043cc <USB_SetTurnaroundTime+0x134>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d906      	bls.n	8004346 <USB_SetTurnaroundTime+0xae>
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4a25      	ldr	r2, [pc, #148]	; (80043d0 <USB_SetTurnaroundTime+0x138>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d202      	bcs.n	8004346 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004340:	2309      	movs	r3, #9
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	e020      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4a21      	ldr	r2, [pc, #132]	; (80043d0 <USB_SetTurnaroundTime+0x138>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d306      	bcc.n	800435c <USB_SetTurnaroundTime+0xc4>
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	4a20      	ldr	r2, [pc, #128]	; (80043d4 <USB_SetTurnaroundTime+0x13c>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d802      	bhi.n	800435c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004356:	2308      	movs	r3, #8
 8004358:	617b      	str	r3, [r7, #20]
 800435a:	e015      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4a1d      	ldr	r2, [pc, #116]	; (80043d4 <USB_SetTurnaroundTime+0x13c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d906      	bls.n	8004372 <USB_SetTurnaroundTime+0xda>
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4a1c      	ldr	r2, [pc, #112]	; (80043d8 <USB_SetTurnaroundTime+0x140>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d202      	bcs.n	8004372 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800436c:	2307      	movs	r3, #7
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	e00a      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004372:	2306      	movs	r3, #6
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	e007      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d102      	bne.n	8004384 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800437e:	2309      	movs	r3, #9
 8004380:	617b      	str	r3, [r7, #20]
 8004382:	e001      	b.n	8004388 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004384:	2309      	movs	r3, #9
 8004386:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	029b      	lsls	r3, r3, #10
 800439c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80043a0:	431a      	orrs	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	371c      	adds	r7, #28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	00d8acbf 	.word	0x00d8acbf
 80043b8:	00e4e1c0 	.word	0x00e4e1c0
 80043bc:	00f42400 	.word	0x00f42400
 80043c0:	01067380 	.word	0x01067380
 80043c4:	011a499f 	.word	0x011a499f
 80043c8:	01312cff 	.word	0x01312cff
 80043cc:	014ca43f 	.word	0x014ca43f
 80043d0:	016e3600 	.word	0x016e3600
 80043d4:	01a6ab1f 	.word	0x01a6ab1f
 80043d8:	01e84800 	.word	0x01e84800

080043dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f043 0201 	orr.w	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f023 0201 	bic.w	r2, r3, #1
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	460b      	mov	r3, r1
 800442a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d115      	bne.n	800446e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800444e:	2001      	movs	r0, #1
 8004450:	f7fd fc02 	bl	8001c58 <HAL_Delay>
      ms++;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	3301      	adds	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f001 f972 	bl	8005744 <USB_GetMode>
 8004460:	4603      	mov	r3, r0
 8004462:	2b01      	cmp	r3, #1
 8004464:	d01e      	beq.n	80044a4 <USB_SetCurrentMode+0x84>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2b31      	cmp	r3, #49	; 0x31
 800446a:	d9f0      	bls.n	800444e <USB_SetCurrentMode+0x2e>
 800446c:	e01a      	b.n	80044a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800446e:	78fb      	ldrb	r3, [r7, #3]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d115      	bne.n	80044a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004480:	2001      	movs	r0, #1
 8004482:	f7fd fbe9 	bl	8001c58 <HAL_Delay>
      ms++;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	3301      	adds	r3, #1
 800448a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f001 f959 	bl	8005744 <USB_GetMode>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <USB_SetCurrentMode+0x84>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b31      	cmp	r3, #49	; 0x31
 800449c:	d9f0      	bls.n	8004480 <USB_SetCurrentMode+0x60>
 800449e:	e001      	b.n	80044a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e005      	b.n	80044b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2b32      	cmp	r3, #50	; 0x32
 80044a8:	d101      	bne.n	80044ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e000      	b.n	80044b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80044b8:	b084      	sub	sp, #16
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b086      	sub	sp, #24
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80044c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80044ca:	2300      	movs	r3, #0
 80044cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	e009      	b.n	80044ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	3340      	adds	r3, #64	; 0x40
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	2200      	movs	r2, #0
 80044e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	3301      	adds	r3, #1
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	2b0e      	cmp	r3, #14
 80044f0:	d9f2      	bls.n	80044d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80044f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d11c      	bne.n	8004532 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004506:	f043 0302 	orr.w	r3, r3, #2
 800450a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004528:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	639a      	str	r2, [r3, #56]	; 0x38
 8004530:	e00b      	b.n	800454a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004536:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004542:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004550:	461a      	mov	r2, r3
 8004552:	2300      	movs	r3, #0
 8004554:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800455c:	4619      	mov	r1, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004564:	461a      	mov	r2, r3
 8004566:	680b      	ldr	r3, [r1, #0]
 8004568:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800456a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800456c:	2b01      	cmp	r3, #1
 800456e:	d10c      	bne.n	800458a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004572:	2b00      	cmp	r3, #0
 8004574:	d104      	bne.n	8004580 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004576:	2100      	movs	r1, #0
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f945 	bl	8004808 <USB_SetDevSpeed>
 800457e:	e008      	b.n	8004592 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004580:	2101      	movs	r1, #1
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f940 	bl	8004808 <USB_SetDevSpeed>
 8004588:	e003      	b.n	8004592 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800458a:	2103      	movs	r1, #3
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f93b 	bl	8004808 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004592:	2110      	movs	r1, #16
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f8f3 	bl	8004780 <USB_FlushTxFifo>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 f90f 	bl	80047c8 <USB_FlushRxFifo>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ba:	461a      	mov	r2, r3
 80045bc:	2300      	movs	r3, #0
 80045be:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045c6:	461a      	mov	r2, r3
 80045c8:	2300      	movs	r3, #0
 80045ca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045d2:	461a      	mov	r2, r3
 80045d4:	2300      	movs	r3, #0
 80045d6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045d8:	2300      	movs	r3, #0
 80045da:	613b      	str	r3, [r7, #16]
 80045dc:	e043      	b.n	8004666 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	015a      	lsls	r2, r3, #5
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	4413      	add	r3, r2
 80045e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045f4:	d118      	bne.n	8004628 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10a      	bne.n	8004612 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4413      	add	r3, r2
 8004604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004608:	461a      	mov	r2, r3
 800460a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	e013      	b.n	800463a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	4413      	add	r3, r2
 800461a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800461e:	461a      	mov	r2, r3
 8004620:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e008      	b.n	800463a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004634:	461a      	mov	r2, r3
 8004636:	2300      	movs	r3, #0
 8004638:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	015a      	lsls	r2, r3, #5
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	4413      	add	r3, r2
 8004642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004646:	461a      	mov	r2, r3
 8004648:	2300      	movs	r3, #0
 800464a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004658:	461a      	mov	r2, r3
 800465a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800465e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	3301      	adds	r3, #1
 8004664:	613b      	str	r3, [r7, #16]
 8004666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	429a      	cmp	r2, r3
 800466c:	d3b7      	bcc.n	80045de <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800466e:	2300      	movs	r3, #0
 8004670:	613b      	str	r3, [r7, #16]
 8004672:	e043      	b.n	80046fc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	015a      	lsls	r2, r3, #5
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4413      	add	r3, r2
 800467c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004686:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800468a:	d118      	bne.n	80046be <USB_DevInit+0x206>
    {
      if (i == 0U)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10a      	bne.n	80046a8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4413      	add	r3, r2
 800469a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800469e:	461a      	mov	r2, r3
 80046a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	e013      	b.n	80046d0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046b4:	461a      	mov	r2, r3
 80046b6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	e008      	b.n	80046d0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	015a      	lsls	r2, r3, #5
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ca:	461a      	mov	r2, r3
 80046cc:	2300      	movs	r3, #0
 80046ce:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046dc:	461a      	mov	r2, r3
 80046de:	2300      	movs	r3, #0
 80046e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ee:	461a      	mov	r2, r3
 80046f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046f4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	3301      	adds	r3, #1
 80046fa:	613b      	str	r3, [r7, #16]
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	429a      	cmp	r2, r3
 8004702:	d3b7      	bcc.n	8004674 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004712:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004716:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004724:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004728:	2b00      	cmp	r3, #0
 800472a:	d105      	bne.n	8004738 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	f043 0210 	orr.w	r2, r3, #16
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	699a      	ldr	r2, [r3, #24]
 800473c:	4b0f      	ldr	r3, [pc, #60]	; (800477c <USB_DevInit+0x2c4>)
 800473e:	4313      	orrs	r3, r2
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004746:	2b00      	cmp	r3, #0
 8004748:	d005      	beq.n	8004756 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	f043 0208 	orr.w	r2, r3, #8
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004756:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004758:	2b01      	cmp	r3, #1
 800475a:	d107      	bne.n	800476c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004764:	f043 0304 	orr.w	r3, r3, #4
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800476c:	7dfb      	ldrb	r3, [r7, #23]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3718      	adds	r7, #24
 8004772:	46bd      	mov	sp, r7
 8004774:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004778:	b004      	add	sp, #16
 800477a:	4770      	bx	lr
 800477c:	803c3800 	.word	0x803c3800

08004780 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	019b      	lsls	r3, r3, #6
 8004792:	f043 0220 	orr.w	r2, r3, #32
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3301      	adds	r3, #1
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	4a08      	ldr	r2, [pc, #32]	; (80047c4 <USB_FlushTxFifo+0x44>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d901      	bls.n	80047aa <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e006      	b.n	80047b8 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b20      	cmp	r3, #32
 80047b4:	d0f1      	beq.n	800479a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3714      	adds	r7, #20
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr
 80047c4:	00030d40 	.word	0x00030d40

080047c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2210      	movs	r2, #16
 80047d8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	3301      	adds	r3, #1
 80047de:	60fb      	str	r3, [r7, #12]
 80047e0:	4a08      	ldr	r2, [pc, #32]	; (8004804 <USB_FlushRxFifo+0x3c>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e006      	b.n	80047f8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	f003 0310 	and.w	r3, r3, #16
 80047f2:	2b10      	cmp	r3, #16
 80047f4:	d0f1      	beq.n	80047da <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	00030d40 	.word	0x00030d40

08004808 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	460b      	mov	r3, r1
 8004812:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	68f9      	ldr	r1, [r7, #12]
 8004824:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800483a:	b480      	push	{r7}
 800483c:	b087      	sub	sp, #28
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 0306 	and.w	r3, r3, #6
 8004852:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d102      	bne.n	8004860 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800485a:	2300      	movs	r3, #0
 800485c:	75fb      	strb	r3, [r7, #23]
 800485e:	e00a      	b.n	8004876 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d002      	beq.n	800486c <USB_GetDevSpeed+0x32>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2b06      	cmp	r3, #6
 800486a:	d102      	bne.n	8004872 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800486c:	2302      	movs	r3, #2
 800486e:	75fb      	strb	r3, [r7, #23]
 8004870:	e001      	b.n	8004876 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004872:	230f      	movs	r3, #15
 8004874:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004876:	7dfb      	ldrb	r3, [r7, #23]
}
 8004878:	4618      	mov	r0, r3
 800487a:	371c      	adds	r7, #28
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	785b      	ldrb	r3, [r3, #1]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d13a      	bne.n	8004916 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a6:	69da      	ldr	r2, [r3, #28]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	f003 030f 	and.w	r3, r3, #15
 80048b0:	2101      	movs	r1, #1
 80048b2:	fa01 f303 	lsl.w	r3, r1, r3
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	68f9      	ldr	r1, [r7, #12]
 80048ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048be:	4313      	orrs	r3, r2
 80048c0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	015a      	lsls	r2, r3, #5
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	4413      	add	r3, r2
 80048ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d155      	bne.n	8004984 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	015a      	lsls	r2, r3, #5
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4413      	add	r3, r2
 80048e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	78db      	ldrb	r3, [r3, #3]
 80048f2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048f4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	059b      	lsls	r3, r3, #22
 80048fa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048fc:	4313      	orrs	r3, r2
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	0151      	lsls	r1, r2, #5
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	440a      	add	r2, r1
 8004906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800490a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800490e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004912:	6013      	str	r3, [r2, #0]
 8004914:	e036      	b.n	8004984 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800491c:	69da      	ldr	r2, [r3, #28]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	f003 030f 	and.w	r3, r3, #15
 8004926:	2101      	movs	r1, #1
 8004928:	fa01 f303 	lsl.w	r3, r1, r3
 800492c:	041b      	lsls	r3, r3, #16
 800492e:	68f9      	ldr	r1, [r7, #12]
 8004930:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004934:	4313      	orrs	r3, r2
 8004936:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	015a      	lsls	r2, r3, #5
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4413      	add	r3, r2
 8004940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d11a      	bne.n	8004984 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	015a      	lsls	r2, r3, #5
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4413      	add	r3, r2
 8004956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	78db      	ldrb	r3, [r3, #3]
 8004968:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800496a:	430b      	orrs	r3, r1
 800496c:	4313      	orrs	r3, r2
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	0151      	lsls	r1, r2, #5
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	440a      	add	r2, r1
 8004976:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800497a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800497e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004982:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	785b      	ldrb	r3, [r3, #1]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d161      	bne.n	8004a74 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049c6:	d11f      	bne.n	8004a08 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	0151      	lsls	r1, r2, #5
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	440a      	add	r2, r1
 80049de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049e2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80049e6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	0151      	lsls	r1, r2, #5
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	440a      	add	r2, r1
 80049fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	f003 030f 	and.w	r3, r3, #15
 8004a18:	2101      	movs	r1, #1
 8004a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	43db      	mvns	r3, r3
 8004a22:	68f9      	ldr	r1, [r7, #12]
 8004a24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a28:	4013      	ands	r3, r2
 8004a2a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a32:	69da      	ldr	r2, [r3, #28]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	43db      	mvns	r3, r3
 8004a46:	68f9      	ldr	r1, [r7, #12]
 8004a48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	0159      	lsls	r1, r3, #5
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	440b      	add	r3, r1
 8004a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4b35      	ldr	r3, [pc, #212]	; (8004b44 <USB_DeactivateEndpoint+0x1b0>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	600b      	str	r3, [r1, #0]
 8004a72:	e060      	b.n	8004b36 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	015a      	lsls	r2, r3, #5
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a8a:	d11f      	bne.n	8004acc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	015a      	lsls	r2, r3, #5
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4413      	add	r3, r2
 8004a94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	0151      	lsls	r1, r2, #5
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	440a      	add	r2, r1
 8004aa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004aa6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004aaa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	0151      	lsls	r1, r2, #5
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	440a      	add	r2, r1
 8004ac2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ac6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004aca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ad2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	f003 030f 	and.w	r3, r3, #15
 8004adc:	2101      	movs	r1, #1
 8004ade:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae2:	041b      	lsls	r3, r3, #16
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	68f9      	ldr	r1, [r7, #12]
 8004ae8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004aec:	4013      	ands	r3, r2
 8004aee:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004af6:	69da      	ldr	r2, [r3, #28]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	f003 030f 	and.w	r3, r3, #15
 8004b00:	2101      	movs	r1, #1
 8004b02:	fa01 f303 	lsl.w	r3, r1, r3
 8004b06:	041b      	lsls	r3, r3, #16
 8004b08:	43db      	mvns	r3, r3
 8004b0a:	68f9      	ldr	r1, [r7, #12]
 8004b0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b10:	4013      	ands	r3, r2
 8004b12:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	0159      	lsls	r1, r3, #5
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	440b      	add	r3, r1
 8004b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <USB_DeactivateEndpoint+0x1b4>)
 8004b32:	4013      	ands	r3, r2
 8004b34:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3714      	adds	r7, #20
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	ec337800 	.word	0xec337800
 8004b48:	eff37800 	.word	0xeff37800

08004b4c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08a      	sub	sp, #40	; 0x28
 8004b50:	af02      	add	r7, sp, #8
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	4613      	mov	r3, r2
 8004b58:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	785b      	ldrb	r3, [r3, #1]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	f040 815c 	bne.w	8004e26 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d132      	bne.n	8004bdc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b76:	69bb      	ldr	r3, [r7, #24]
 8004b78:	015a      	lsls	r2, r3, #5
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	0151      	lsls	r1, r2, #5
 8004b88:	69fa      	ldr	r2, [r7, #28]
 8004b8a:	440a      	add	r2, r1
 8004b8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b90:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b94:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b98:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	015a      	lsls	r2, r3, #5
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	69ba      	ldr	r2, [r7, #24]
 8004baa:	0151      	lsls	r1, r2, #5
 8004bac:	69fa      	ldr	r2, [r7, #28]
 8004bae:	440a      	add	r2, r1
 8004bb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004bb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	0151      	lsls	r1, r2, #5
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	440a      	add	r2, r1
 8004bd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bd4:	0cdb      	lsrs	r3, r3, #19
 8004bd6:	04db      	lsls	r3, r3, #19
 8004bd8:	6113      	str	r3, [r2, #16]
 8004bda:	e074      	b.n	8004cc6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	0151      	lsls	r1, r2, #5
 8004bee:	69fa      	ldr	r2, [r7, #28]
 8004bf0:	440a      	add	r2, r1
 8004bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bf6:	0cdb      	lsrs	r3, r3, #19
 8004bf8:	04db      	lsls	r3, r3, #19
 8004bfa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	0151      	lsls	r1, r2, #5
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	440a      	add	r2, r1
 8004c12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c16:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004c1a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004c1e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c2c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	6959      	ldr	r1, [r3, #20]
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	440b      	add	r3, r1
 8004c38:	1e59      	subs	r1, r3, #1
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c42:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004c44:	4b9d      	ldr	r3, [pc, #628]	; (8004ebc <USB_EPStartXfer+0x370>)
 8004c46:	400b      	ands	r3, r1
 8004c48:	69b9      	ldr	r1, [r7, #24]
 8004c4a:	0148      	lsls	r0, r1, #5
 8004c4c:	69f9      	ldr	r1, [r7, #28]
 8004c4e:	4401      	add	r1, r0
 8004c50:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004c54:	4313      	orrs	r3, r2
 8004c56:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	015a      	lsls	r2, r3, #5
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c6e:	69b9      	ldr	r1, [r7, #24]
 8004c70:	0148      	lsls	r0, r1, #5
 8004c72:	69f9      	ldr	r1, [r7, #28]
 8004c74:	4401      	add	r1, r0
 8004c76:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	78db      	ldrb	r3, [r3, #3]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d11f      	bne.n	8004cc6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	0151      	lsls	r1, r2, #5
 8004c98:	69fa      	ldr	r2, [r7, #28]
 8004c9a:	440a      	add	r2, r1
 8004c9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ca0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ca4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	015a      	lsls	r2, r3, #5
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	0151      	lsls	r1, r2, #5
 8004cb8:	69fa      	ldr	r2, [r7, #28]
 8004cba:	440a      	add	r2, r1
 8004cbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004cc4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d14b      	bne.n	8004d64 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d009      	beq.n	8004ce8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	015a      	lsls	r2, r3, #5
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	4413      	add	r3, r2
 8004cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	78db      	ldrb	r3, [r3, #3]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d128      	bne.n	8004d42 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d110      	bne.n	8004d22 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	015a      	lsls	r2, r3, #5
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	4413      	add	r3, r2
 8004d08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	0151      	lsls	r1, r2, #5
 8004d12:	69fa      	ldr	r2, [r7, #28]
 8004d14:	440a      	add	r2, r1
 8004d16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d1e:	6013      	str	r3, [r2, #0]
 8004d20:	e00f      	b.n	8004d42 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	015a      	lsls	r2, r3, #5
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	4413      	add	r3, r2
 8004d2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	0151      	lsls	r1, r2, #5
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	440a      	add	r2, r1
 8004d38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d40:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	0151      	lsls	r1, r2, #5
 8004d54:	69fa      	ldr	r2, [r7, #28]
 8004d56:	440a      	add	r2, r1
 8004d58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d5c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	e12f      	b.n	8004fc4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	015a      	lsls	r2, r3, #5
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	0151      	lsls	r1, r2, #5
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	440a      	add	r2, r1
 8004d7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004d82:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	78db      	ldrb	r3, [r3, #3]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d015      	beq.n	8004db8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 8117 	beq.w	8004fc4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	2101      	movs	r1, #1
 8004da8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dac:	69f9      	ldr	r1, [r7, #28]
 8004dae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004db2:	4313      	orrs	r3, r2
 8004db4:	634b      	str	r3, [r1, #52]	; 0x34
 8004db6:	e105      	b.n	8004fc4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d110      	bne.n	8004dea <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	015a      	lsls	r2, r3, #5
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	69ba      	ldr	r2, [r7, #24]
 8004dd8:	0151      	lsls	r1, r2, #5
 8004dda:	69fa      	ldr	r2, [r7, #28]
 8004ddc:	440a      	add	r2, r1
 8004dde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004de2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	e00f      	b.n	8004e0a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	015a      	lsls	r2, r3, #5
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	4413      	add	r3, r2
 8004df2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	0151      	lsls	r1, r2, #5
 8004dfc:	69fa      	ldr	r2, [r7, #28]
 8004dfe:	440a      	add	r2, r1
 8004e00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e08:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	68d9      	ldr	r1, [r3, #12]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	b298      	uxth	r0, r3
 8004e18:	79fb      	ldrb	r3, [r7, #7]
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 fa2b 	bl	800527a <USB_WritePacket>
 8004e24:	e0ce      	b.n	8004fc4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	015a      	lsls	r2, r3, #5
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	0151      	lsls	r1, r2, #5
 8004e38:	69fa      	ldr	r2, [r7, #28]
 8004e3a:	440a      	add	r2, r1
 8004e3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e40:	0cdb      	lsrs	r3, r3, #19
 8004e42:	04db      	lsls	r3, r3, #19
 8004e44:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	015a      	lsls	r2, r3, #5
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	0151      	lsls	r1, r2, #5
 8004e58:	69fa      	ldr	r2, [r7, #28]
 8004e5a:	440a      	add	r2, r1
 8004e5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e60:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004e64:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004e68:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d126      	bne.n	8004ec0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7e:	691a      	ldr	r2, [r3, #16]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e88:	69b9      	ldr	r1, [r7, #24]
 8004e8a:	0148      	lsls	r0, r1, #5
 8004e8c:	69f9      	ldr	r1, [r7, #28]
 8004e8e:	4401      	add	r1, r0
 8004e90:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004e94:	4313      	orrs	r3, r2
 8004e96:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	015a      	lsls	r2, r3, #5
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	69ba      	ldr	r2, [r7, #24]
 8004ea8:	0151      	lsls	r1, r2, #5
 8004eaa:	69fa      	ldr	r2, [r7, #28]
 8004eac:	440a      	add	r2, r1
 8004eae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004eb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004eb6:	6113      	str	r3, [r2, #16]
 8004eb8:	e036      	b.n	8004f28 <USB_EPStartXfer+0x3dc>
 8004eba:	bf00      	nop
 8004ebc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	695a      	ldr	r2, [r3, #20]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	4413      	add	r3, r2
 8004eca:	1e5a      	subs	r2, r3, #1
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	4413      	add	r3, r2
 8004ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	8afb      	ldrh	r3, [r7, #22]
 8004ee6:	04d9      	lsls	r1, r3, #19
 8004ee8:	4b39      	ldr	r3, [pc, #228]	; (8004fd0 <USB_EPStartXfer+0x484>)
 8004eea:	400b      	ands	r3, r1
 8004eec:	69b9      	ldr	r1, [r7, #24]
 8004eee:	0148      	lsls	r0, r1, #5
 8004ef0:	69f9      	ldr	r1, [r7, #28]
 8004ef2:	4401      	add	r1, r0
 8004ef4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	015a      	lsls	r2, r3, #5
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	8af9      	ldrh	r1, [r7, #22]
 8004f10:	fb01 f303 	mul.w	r3, r1, r3
 8004f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f18:	69b9      	ldr	r1, [r7, #24]
 8004f1a:	0148      	lsls	r0, r1, #5
 8004f1c:	69f9      	ldr	r1, [r7, #28]
 8004f1e:	4401      	add	r1, r0
 8004f20:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004f24:	4313      	orrs	r3, r2
 8004f26:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004f28:	79fb      	ldrb	r3, [r7, #7]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d10d      	bne.n	8004f4a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	68d9      	ldr	r1, [r3, #12]
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	015a      	lsls	r2, r3, #5
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	4413      	add	r3, r2
 8004f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f46:	460a      	mov	r2, r1
 8004f48:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	78db      	ldrb	r3, [r3, #3]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d128      	bne.n	8004fa4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d110      	bne.n	8004f84 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	0151      	lsls	r1, r2, #5
 8004f74:	69fa      	ldr	r2, [r7, #28]
 8004f76:	440a      	add	r2, r1
 8004f78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004f80:	6013      	str	r3, [r2, #0]
 8004f82:	e00f      	b.n	8004fa4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	015a      	lsls	r2, r3, #5
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	0151      	lsls	r1, r2, #5
 8004f96:	69fa      	ldr	r2, [r7, #28]
 8004f98:	440a      	add	r2, r1
 8004f9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fa2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	015a      	lsls	r2, r3, #5
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	4413      	add	r3, r2
 8004fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	0151      	lsls	r1, r2, #5
 8004fb6:	69fa      	ldr	r2, [r7, #28]
 8004fb8:	440a      	add	r2, r1
 8004fba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fbe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004fc2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3720      	adds	r7, #32
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	1ff80000 	.word	0x1ff80000

08004fd4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	785b      	ldrb	r3, [r3, #1]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	f040 80cd 	bne.w	8005190 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d132      	bne.n	8005064 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	4413      	add	r3, r2
 8005006:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	0151      	lsls	r1, r2, #5
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	440a      	add	r2, r1
 8005014:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005018:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800501c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005020:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	015a      	lsls	r2, r3, #5
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	4413      	add	r3, r2
 800502a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	0151      	lsls	r1, r2, #5
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	440a      	add	r2, r1
 8005038:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800503c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005040:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	4413      	add	r3, r2
 800504a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	0151      	lsls	r1, r2, #5
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	440a      	add	r2, r1
 8005058:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800505c:	0cdb      	lsrs	r3, r3, #19
 800505e:	04db      	lsls	r3, r3, #19
 8005060:	6113      	str	r3, [r2, #16]
 8005062:	e04e      	b.n	8005102 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	4413      	add	r3, r2
 800506c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	0151      	lsls	r1, r2, #5
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	440a      	add	r2, r1
 800507a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800507e:	0cdb      	lsrs	r3, r3, #19
 8005080:	04db      	lsls	r3, r3, #19
 8005082:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	4413      	add	r3, r2
 800508c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	0151      	lsls	r1, r2, #5
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	440a      	add	r2, r1
 800509a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800509e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80050a2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80050a6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	695a      	ldr	r2, [r3, #20]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d903      	bls.n	80050bc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	015a      	lsls	r2, r3, #5
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	4413      	add	r3, r2
 80050c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	0151      	lsls	r1, r2, #5
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	440a      	add	r2, r1
 80050d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f2:	6939      	ldr	r1, [r7, #16]
 80050f4:	0148      	lsls	r0, r1, #5
 80050f6:	6979      	ldr	r1, [r7, #20]
 80050f8:	4401      	add	r1, r0
 80050fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80050fe:	4313      	orrs	r3, r2
 8005100:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d11e      	bne.n	8005146 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d009      	beq.n	8005124 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	4413      	add	r3, r2
 8005118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800511c:	461a      	mov	r2, r3
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	015a      	lsls	r2, r3, #5
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	4413      	add	r3, r2
 800512c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	0151      	lsls	r1, r2, #5
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	440a      	add	r2, r1
 800513a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800513e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005142:	6013      	str	r3, [r2, #0]
 8005144:	e092      	b.n	800526c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	4413      	add	r3, r2
 800514e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	0151      	lsls	r1, r2, #5
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	440a      	add	r2, r1
 800515c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005160:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005164:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d07e      	beq.n	800526c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	f003 030f 	and.w	r3, r3, #15
 800517e:	2101      	movs	r1, #1
 8005180:	fa01 f303 	lsl.w	r3, r1, r3
 8005184:	6979      	ldr	r1, [r7, #20]
 8005186:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800518a:	4313      	orrs	r3, r2
 800518c:	634b      	str	r3, [r1, #52]	; 0x34
 800518e:	e06d      	b.n	800526c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	015a      	lsls	r2, r3, #5
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	4413      	add	r3, r2
 8005198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	0151      	lsls	r1, r2, #5
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	440a      	add	r2, r1
 80051a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051aa:	0cdb      	lsrs	r3, r3, #19
 80051ac:	04db      	lsls	r3, r3, #19
 80051ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	0151      	lsls	r1, r2, #5
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	440a      	add	r2, r1
 80051c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051ca:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80051ce:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80051d2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	689a      	ldr	r2, [r3, #8]
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	0151      	lsls	r1, r2, #5
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	440a      	add	r2, r1
 80051fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005202:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	015a      	lsls	r2, r3, #5
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	4413      	add	r3, r2
 800520c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005210:	691a      	ldr	r2, [r3, #16]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800521a:	6939      	ldr	r1, [r7, #16]
 800521c:	0148      	lsls	r0, r1, #5
 800521e:	6979      	ldr	r1, [r7, #20]
 8005220:	4401      	add	r1, r0
 8005222:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005226:	4313      	orrs	r3, r2
 8005228:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d10d      	bne.n	800524c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d009      	beq.n	800524c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	68d9      	ldr	r1, [r3, #12]
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005248:	460a      	mov	r2, r1
 800524a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	4413      	add	r3, r2
 8005254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	0151      	lsls	r1, r2, #5
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	440a      	add	r2, r1
 8005262:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005266:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800526a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	371c      	adds	r7, #28
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800527a:	b480      	push	{r7}
 800527c:	b089      	sub	sp, #36	; 0x24
 800527e:	af00      	add	r7, sp, #0
 8005280:	60f8      	str	r0, [r7, #12]
 8005282:	60b9      	str	r1, [r7, #8]
 8005284:	4611      	mov	r1, r2
 8005286:	461a      	mov	r2, r3
 8005288:	460b      	mov	r3, r1
 800528a:	71fb      	strb	r3, [r7, #7]
 800528c:	4613      	mov	r3, r2
 800528e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005298:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800529c:	2b00      	cmp	r3, #0
 800529e:	d123      	bne.n	80052e8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80052a0:	88bb      	ldrh	r3, [r7, #4]
 80052a2:	3303      	adds	r3, #3
 80052a4:	089b      	lsrs	r3, r3, #2
 80052a6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80052a8:	2300      	movs	r3, #0
 80052aa:	61bb      	str	r3, [r7, #24]
 80052ac:	e018      	b.n	80052e0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	031a      	lsls	r2, r3, #12
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80052ba:	461a      	mov	r2, r3
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	3301      	adds	r3, #1
 80052c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	3301      	adds	r3, #1
 80052cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	3301      	adds	r3, #1
 80052d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	3301      	adds	r3, #1
 80052d8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	3301      	adds	r3, #1
 80052de:	61bb      	str	r3, [r7, #24]
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d3e2      	bcc.n	80052ae <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3724      	adds	r7, #36	; 0x24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80052f6:	b480      	push	{r7}
 80052f8:	b08b      	sub	sp, #44	; 0x2c
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	60f8      	str	r0, [r7, #12]
 80052fe:	60b9      	str	r1, [r7, #8]
 8005300:	4613      	mov	r3, r2
 8005302:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800530c:	88fb      	ldrh	r3, [r7, #6]
 800530e:	089b      	lsrs	r3, r3, #2
 8005310:	b29b      	uxth	r3, r3
 8005312:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800531c:	2300      	movs	r3, #0
 800531e:	623b      	str	r3, [r7, #32]
 8005320:	e014      	b.n	800534c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532c:	601a      	str	r2, [r3, #0]
    pDest++;
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	3301      	adds	r3, #1
 8005332:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	3301      	adds	r3, #1
 8005338:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	3301      	adds	r3, #1
 800533e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005342:	3301      	adds	r3, #1
 8005344:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	3301      	adds	r3, #1
 800534a:	623b      	str	r3, [r7, #32]
 800534c:	6a3a      	ldr	r2, [r7, #32]
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	429a      	cmp	r2, r3
 8005352:	d3e6      	bcc.n	8005322 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005354:	8bfb      	ldrh	r3, [r7, #30]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d01e      	beq.n	8005398 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800535a:	2300      	movs	r3, #0
 800535c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005364:	461a      	mov	r2, r3
 8005366:	f107 0310 	add.w	r3, r7, #16
 800536a:	6812      	ldr	r2, [r2, #0]
 800536c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	b2db      	uxtb	r3, r3
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	fa22 f303 	lsr.w	r3, r2, r3
 800537a:	b2da      	uxtb	r2, r3
 800537c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537e:	701a      	strb	r2, [r3, #0]
      i++;
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	3301      	adds	r3, #1
 8005384:	623b      	str	r3, [r7, #32]
      pDest++;
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	3301      	adds	r3, #1
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800538c:	8bfb      	ldrh	r3, [r7, #30]
 800538e:	3b01      	subs	r3, #1
 8005390:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005392:	8bfb      	ldrh	r3, [r7, #30]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d1ea      	bne.n	800536e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800539a:	4618      	mov	r0, r3
 800539c:	372c      	adds	r7, #44	; 0x2c
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80053a6:	b480      	push	{r7}
 80053a8:	b085      	sub	sp, #20
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
 80053ae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	785b      	ldrb	r3, [r3, #1]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d12c      	bne.n	800541c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	015a      	lsls	r2, r3, #5
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	4413      	add	r3, r2
 80053ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	db12      	blt.n	80053fa <USB_EPSetStall+0x54>
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00f      	beq.n	80053fa <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	015a      	lsls	r2, r3, #5
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4413      	add	r3, r2
 80053e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	0151      	lsls	r1, r2, #5
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	440a      	add	r2, r1
 80053f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053f8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	015a      	lsls	r2, r3, #5
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4413      	add	r3, r2
 8005402:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	0151      	lsls	r1, r2, #5
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	440a      	add	r2, r1
 8005410:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005414:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	e02b      	b.n	8005474 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	015a      	lsls	r2, r3, #5
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4413      	add	r3, r2
 8005424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	db12      	blt.n	8005454 <USB_EPSetStall+0xae>
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00f      	beq.n	8005454 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	015a      	lsls	r2, r3, #5
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	0151      	lsls	r1, r2, #5
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	440a      	add	r2, r1
 800544a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800544e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005452:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	015a      	lsls	r2, r3, #5
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	4413      	add	r3, r2
 800545c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	0151      	lsls	r1, r2, #5
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	440a      	add	r2, r1
 800546a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800546e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005472:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3714      	adds	r7, #20
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005482:	b480      	push	{r7}
 8005484:	b085      	sub	sp, #20
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	785b      	ldrb	r3, [r3, #1]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d128      	bne.n	80054f0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	0151      	lsls	r1, r2, #5
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	440a      	add	r2, r1
 80054b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054bc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	78db      	ldrb	r3, [r3, #3]
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d003      	beq.n	80054ce <USB_EPClearStall+0x4c>
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	78db      	ldrb	r3, [r3, #3]
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d138      	bne.n	8005540 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	015a      	lsls	r2, r3, #5
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4413      	add	r3, r2
 80054d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	0151      	lsls	r1, r2, #5
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	440a      	add	r2, r1
 80054e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	e027      	b.n	8005540 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	0151      	lsls	r1, r2, #5
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	440a      	add	r2, r1
 8005506:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800550a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800550e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	78db      	ldrb	r3, [r3, #3]
 8005514:	2b03      	cmp	r3, #3
 8005516:	d003      	beq.n	8005520 <USB_EPClearStall+0x9e>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	78db      	ldrb	r3, [r3, #3]
 800551c:	2b02      	cmp	r3, #2
 800551e:	d10f      	bne.n	8005540 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	015a      	lsls	r2, r3, #5
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	4413      	add	r3, r2
 8005528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	0151      	lsls	r1, r2, #5
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	440a      	add	r2, r1
 8005536:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800553a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3714      	adds	r7, #20
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800554e:	b480      	push	{r7}
 8005550:	b085      	sub	sp, #20
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	460b      	mov	r3, r1
 8005558:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800556c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005570:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	78fb      	ldrb	r3, [r7, #3]
 800557c:	011b      	lsls	r3, r3, #4
 800557e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005582:	68f9      	ldr	r1, [r7, #12]
 8005584:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005588:	4313      	orrs	r3, r2
 800558a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3714      	adds	r7, #20
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800559a:	b480      	push	{r7}
 800559c:	b085      	sub	sp, #20
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80055b4:	f023 0303 	bic.w	r3, r3, #3
 80055b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055c8:	f023 0302 	bic.w	r3, r3, #2
 80055cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80055f6:	f023 0303 	bic.w	r3, r3, #3
 80055fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800560a:	f043 0302 	orr.w	r3, r3, #2
 800560e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800561e:	b480      	push	{r7}
 8005620:	b085      	sub	sp, #20
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4013      	ands	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005636:	68fb      	ldr	r3, [r7, #12]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr

08005644 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	4013      	ands	r3, r2
 8005666:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	0c1b      	lsrs	r3, r3, #16
}
 800566c:	4618      	mov	r0, r3
 800566e:	3714      	adds	r7, #20
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	68ba      	ldr	r2, [r7, #8]
 8005698:	4013      	ands	r3, r2
 800569a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	b29b      	uxth	r3, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3714      	adds	r7, #20
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b085      	sub	sp, #20
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	460b      	mov	r3, r1
 80056b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80056bc:	78fb      	ldrb	r3, [r7, #3]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	4013      	ands	r3, r2
 80056d8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80056da:	68bb      	ldr	r3, [r7, #8]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3714      	adds	r7, #20
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	460b      	mov	r3, r1
 80056f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	f003 030f 	and.w	r3, r3, #15
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	fa22 f303 	lsr.w	r3, r2, r3
 8005718:	01db      	lsls	r3, r3, #7
 800571a:	b2db      	uxtb	r3, r3
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005722:	78fb      	ldrb	r3, [r7, #3]
 8005724:	015a      	lsls	r2, r3, #5
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	4413      	add	r3, r2
 800572a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	4013      	ands	r3, r2
 8005734:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005736:	68bb      	ldr	r3, [r7, #8]
}
 8005738:	4618      	mov	r0, r3
 800573a:	371c      	adds	r7, #28
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	f003 0301 	and.w	r3, r3, #1
}
 8005754:	4618      	mov	r0, r3
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800577a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800577e:	f023 0307 	bic.w	r3, r3, #7
 8005782:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005796:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3714      	adds	r7, #20
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
	...

080057a8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	460b      	mov	r3, r1
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	333c      	adds	r3, #60	; 0x3c
 80057be:	3304      	adds	r3, #4
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	4a26      	ldr	r2, [pc, #152]	; (8005860 <USB_EP0_OutStart+0xb8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d90a      	bls.n	80057e2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057dc:	d101      	bne.n	80057e2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	e037      	b.n	8005852 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057e8:	461a      	mov	r2, r3
 80057ea:	2300      	movs	r3, #0
 80057ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005800:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005810:	f043 0318 	orr.w	r3, r3, #24
 8005814:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005824:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005828:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800582a:	7afb      	ldrb	r3, [r7, #11]
 800582c:	2b01      	cmp	r3, #1
 800582e:	d10f      	bne.n	8005850 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005836:	461a      	mov	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	697a      	ldr	r2, [r7, #20]
 8005846:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800584a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800584e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	371c      	adds	r7, #28
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	4f54300a 	.word	0x4f54300a

08005864 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3301      	adds	r3, #1
 8005874:	60fb      	str	r3, [r7, #12]
 8005876:	4a13      	ldr	r2, [pc, #76]	; (80058c4 <USB_CoreReset+0x60>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d901      	bls.n	8005880 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e01a      	b.n	80058b6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	2b00      	cmp	r3, #0
 8005886:	daf3      	bge.n	8005870 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	f043 0201 	orr.w	r2, r3, #1
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	4a09      	ldr	r2, [pc, #36]	; (80058c4 <USB_CoreReset+0x60>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d901      	bls.n	80058a8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e006      	b.n	80058b6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d0f1      	beq.n	8005898 <USB_CoreReset+0x34>

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	00030d40 	.word	0x00030d40

080058c8 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	460b      	mov	r3, r1
 80058d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80058d4:	2010      	movs	r0, #16
 80058d6:	f001 fedb 	bl	8007690 <USBD_static_malloc>
 80058da:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d105      	bne.n	80058ee <USBD_HID_Init+0x26>
  {
    pdev->pClassData = NULL;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80058ea:	2302      	movs	r3, #2
 80058ec:	e01b      	b.n	8005926 <USBD_HID_Init+0x5e>
  }

  pdev->pClassData = (void *)hhid;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	7c1b      	ldrb	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d103      	bne.n	8005906 <USBD_HID_Init+0x3e>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2207      	movs	r2, #7
 8005902:	875a      	strh	r2, [r3, #58]	; 0x3a
 8005904:	e002      	b.n	800590c <USBD_HID_Init+0x44>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	220a      	movs	r2, #10
 800590a:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800590c:	2304      	movs	r3, #4
 800590e:	2203      	movs	r2, #3
 8005910:	2181      	movs	r1, #129	; 0x81
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f001 fdab 	bl	800746e <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b082      	sub	sp, #8
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	460b      	mov	r3, r1
 8005938:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 800593a:	2181      	movs	r1, #129	; 0x81
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f001 fdbc 	bl	80074ba <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Free allocated memory */
  if (pdev->pClassData != NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005954:	2b00      	cmp	r3, #0
 8005956:	d009      	beq.n	800596c <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800595e:	4618      	mov	r0, r3
 8005960:	f001 fea4 	bl	80076ac <USBD_static_free>
    pdev->pClassData = NULL;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005988:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d101      	bne.n	800599c <USBD_HID_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005998:	2303      	movs	r3, #3
 800599a:	e0e8      	b.n	8005b6e <USBD_HID_Setup+0x1f6>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d046      	beq.n	8005a36 <USBD_HID_Setup+0xbe>
 80059a8:	2b20      	cmp	r3, #32
 80059aa:	f040 80d8 	bne.w	8005b5e <USBD_HID_Setup+0x1e6>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	785b      	ldrb	r3, [r3, #1]
 80059b2:	3b02      	subs	r3, #2
 80059b4:	2b09      	cmp	r3, #9
 80059b6:	d836      	bhi.n	8005a26 <USBD_HID_Setup+0xae>
 80059b8:	a201      	add	r2, pc, #4	; (adr r2, 80059c0 <USBD_HID_Setup+0x48>)
 80059ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059be:	bf00      	nop
 80059c0:	08005a17 	.word	0x08005a17
 80059c4:	080059f7 	.word	0x080059f7
 80059c8:	08005a27 	.word	0x08005a27
 80059cc:	08005a27 	.word	0x08005a27
 80059d0:	08005a27 	.word	0x08005a27
 80059d4:	08005a27 	.word	0x08005a27
 80059d8:	08005a27 	.word	0x08005a27
 80059dc:	08005a27 	.word	0x08005a27
 80059e0:	08005a05 	.word	0x08005a05
 80059e4:	080059e9 	.word	0x080059e9
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	885b      	ldrh	r3, [r3, #2]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	461a      	mov	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	601a      	str	r2, [r3, #0]
          break;
 80059f4:	e01e      	b.n	8005a34 <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2201      	movs	r2, #1
 80059fa:	4619      	mov	r1, r3
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f001 f9fa 	bl	8006df6 <USBD_CtlSendData>
          break;
 8005a02:	e017      	b.n	8005a34 <USBD_HID_Setup+0xbc>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	885b      	ldrh	r3, [r3, #2]
 8005a08:	0a1b      	lsrs	r3, r3, #8
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	461a      	mov	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	605a      	str	r2, [r3, #4]
          break;
 8005a14:	e00e      	b.n	8005a34 <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	3304      	adds	r3, #4
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f001 f9e9 	bl	8006df6 <USBD_CtlSendData>
          break;
 8005a24:	e006      	b.n	8005a34 <USBD_HID_Setup+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005a26:	6839      	ldr	r1, [r7, #0]
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f001 f973 	bl	8006d14 <USBD_CtlError>
          ret = USBD_FAIL;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	75fb      	strb	r3, [r7, #23]
          break;
 8005a32:	bf00      	nop
      }
      break;
 8005a34:	e09a      	b.n	8005b6c <USBD_HID_Setup+0x1f4>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	785b      	ldrb	r3, [r3, #1]
 8005a3a:	2b0b      	cmp	r3, #11
 8005a3c:	f200 8086 	bhi.w	8005b4c <USBD_HID_Setup+0x1d4>
 8005a40:	a201      	add	r2, pc, #4	; (adr r2, 8005a48 <USBD_HID_Setup+0xd0>)
 8005a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a46:	bf00      	nop
 8005a48:	08005a79 	.word	0x08005a79
 8005a4c:	08005b5b 	.word	0x08005b5b
 8005a50:	08005b4d 	.word	0x08005b4d
 8005a54:	08005b4d 	.word	0x08005b4d
 8005a58:	08005b4d 	.word	0x08005b4d
 8005a5c:	08005b4d 	.word	0x08005b4d
 8005a60:	08005aa3 	.word	0x08005aa3
 8005a64:	08005b4d 	.word	0x08005b4d
 8005a68:	08005b4d 	.word	0x08005b4d
 8005a6c:	08005b4d 	.word	0x08005b4d
 8005a70:	08005afb 	.word	0x08005afb
 8005a74:	08005b25 	.word	0x08005b25
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b03      	cmp	r3, #3
 8005a82:	d107      	bne.n	8005a94 <USBD_HID_Setup+0x11c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005a84:	f107 030a 	add.w	r3, r7, #10
 8005a88:	2202      	movs	r2, #2
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f001 f9b2 	bl	8006df6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a92:	e063      	b.n	8005b5c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8005a94:	6839      	ldr	r1, [r7, #0]
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f001 f93c 	bl	8006d14 <USBD_CtlError>
            ret = USBD_FAIL;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	75fb      	strb	r3, [r7, #23]
          break;
 8005aa0:	e05c      	b.n	8005b5c <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	885b      	ldrh	r3, [r3, #2]
 8005aa6:	0a1b      	lsrs	r3, r3, #8
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	2b22      	cmp	r3, #34	; 0x22
 8005aac:	d108      	bne.n	8005ac0 <USBD_HID_Setup+0x148>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	88db      	ldrh	r3, [r3, #6]
 8005ab2:	2b4a      	cmp	r3, #74	; 0x4a
 8005ab4:	bf28      	it	cs
 8005ab6:	234a      	movcs	r3, #74	; 0x4a
 8005ab8:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8005aba:	4b2f      	ldr	r3, [pc, #188]	; (8005b78 <USBD_HID_Setup+0x200>)
 8005abc:	613b      	str	r3, [r7, #16]
 8005abe:	e015      	b.n	8005aec <USBD_HID_Setup+0x174>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	885b      	ldrh	r3, [r3, #2]
 8005ac4:	0a1b      	lsrs	r3, r3, #8
 8005ac6:	b29b      	uxth	r3, r3
 8005ac8:	2b21      	cmp	r3, #33	; 0x21
 8005aca:	d108      	bne.n	8005ade <USBD_HID_Setup+0x166>
          {
            pbuf = USBD_HID_Desc;
 8005acc:	4b2b      	ldr	r3, [pc, #172]	; (8005b7c <USBD_HID_Setup+0x204>)
 8005ace:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	88db      	ldrh	r3, [r3, #6]
 8005ad4:	2b09      	cmp	r3, #9
 8005ad6:	bf28      	it	cs
 8005ad8:	2309      	movcs	r3, #9
 8005ada:	82bb      	strh	r3, [r7, #20]
 8005adc:	e006      	b.n	8005aec <USBD_HID_Setup+0x174>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8005ade:	6839      	ldr	r1, [r7, #0]
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f001 f917 	bl	8006d14 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	75fb      	strb	r3, [r7, #23]
            break;
 8005aea:	e037      	b.n	8005b5c <USBD_HID_Setup+0x1e4>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8005aec:	8abb      	ldrh	r3, [r7, #20]
 8005aee:	461a      	mov	r2, r3
 8005af0:	6939      	ldr	r1, [r7, #16]
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f001 f97f 	bl	8006df6 <USBD_CtlSendData>
          break;
 8005af8:	e030      	b.n	8005b5c <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	2b03      	cmp	r3, #3
 8005b04:	d107      	bne.n	8005b16 <USBD_HID_Setup+0x19e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	3308      	adds	r3, #8
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f001 f971 	bl	8006df6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b14:	e022      	b.n	8005b5c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8005b16:	6839      	ldr	r1, [r7, #0]
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f001 f8fb 	bl	8006d14 <USBD_CtlError>
            ret = USBD_FAIL;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	75fb      	strb	r3, [r7, #23]
          break;
 8005b22:	e01b      	b.n	8005b5c <USBD_HID_Setup+0x1e4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b03      	cmp	r3, #3
 8005b2e:	d106      	bne.n	8005b3e <USBD_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	885b      	ldrh	r3, [r3, #2]
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	461a      	mov	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b3c:	e00e      	b.n	8005b5c <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8005b3e:	6839      	ldr	r1, [r7, #0]
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f001 f8e7 	bl	8006d14 <USBD_CtlError>
            ret = USBD_FAIL;
 8005b46:	2303      	movs	r3, #3
 8005b48:	75fb      	strb	r3, [r7, #23]
          break;
 8005b4a:	e007      	b.n	8005b5c <USBD_HID_Setup+0x1e4>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005b4c:	6839      	ldr	r1, [r7, #0]
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f001 f8e0 	bl	8006d14 <USBD_CtlError>
          ret = USBD_FAIL;
 8005b54:	2303      	movs	r3, #3
 8005b56:	75fb      	strb	r3, [r7, #23]
          break;
 8005b58:	e000      	b.n	8005b5c <USBD_HID_Setup+0x1e4>
          break;
 8005b5a:	bf00      	nop
      }
      break;
 8005b5c:	e006      	b.n	8005b6c <USBD_HID_Setup+0x1f4>

    default:
      USBD_CtlError(pdev, req);
 8005b5e:	6839      	ldr	r1, [r7, #0]
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f001 f8d7 	bl	8006d14 <USBD_CtlError>
      ret = USBD_FAIL;
 8005b66:	2303      	movs	r3, #3
 8005b68:	75fb      	strb	r3, [r7, #23]
      break;
 8005b6a:	bf00      	nop
  }

  return (uint8_t)ret;
 8005b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	200000cc 	.word	0x200000cc
 8005b7c:	200000b4 	.word	0x200000b4

08005b80 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2222      	movs	r2, #34	; 0x22
 8005b8c:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 8005b8e:	4b03      	ldr	r3, [pc, #12]	; (8005b9c <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	20000048 	.word	0x20000048

08005ba0 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2222      	movs	r2, #34	; 0x22
 8005bac:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 8005bae:	4b03      	ldr	r3, [pc, #12]	; (8005bbc <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	2000006c 	.word	0x2000006c

08005bc0 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2222      	movs	r2, #34	; 0x22
 8005bcc:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 8005bce:	4b03      	ldr	r3, [pc, #12]	; (8005bdc <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr
 8005bdc:	20000090 	.word	0x20000090

08005be0 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	220a      	movs	r2, #10
 8005c10:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8005c12:	4b03      	ldr	r3, [pc, #12]	; (8005c20 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	200000c0 	.word	0x200000c0

08005c24 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e01f      	b.n	8005c7c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	79fa      	ldrb	r2, [r7, #7]
 8005c6e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f001 fb95 	bl	80073a0 <USBD_LL_Init>
 8005c76:	4603      	mov	r3, r0
 8005c78:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e016      	b.n	8005cca <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00b      	beq.n	8005cc8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb8:	f107 020e 	add.w	r2, r7, #14
 8005cbc:	4610      	mov	r0, r2
 8005cbe:	4798      	blx	r3
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b082      	sub	sp, #8
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f001 fbac 	bl	8007438 <USBD_LL_Start>
 8005ce0:	4603      	mov	r3, r0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}

08005cea <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b083      	sub	sp, #12
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d009      	beq.n	8005d2e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	78fa      	ldrb	r2, [r7, #3]
 8005d24:	4611      	mov	r1, r2
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	4798      	blx	r3
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	460b      	mov	r3, r1
 8005d42:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d007      	beq.n	8005d5e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	78fa      	ldrb	r2, [r7, #3]
 8005d58:	4611      	mov	r1, r2
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
  }

  return USBD_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005d78:	6839      	ldr	r1, [r7, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 ff90 	bl	8006ca0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005d8e:	461a      	mov	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005d9c:	f003 031f 	and.w	r3, r3, #31
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d01a      	beq.n	8005dda <USBD_LL_SetupStage+0x72>
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d822      	bhi.n	8005dee <USBD_LL_SetupStage+0x86>
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <USBD_LL_SetupStage+0x4a>
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d00a      	beq.n	8005dc6 <USBD_LL_SetupStage+0x5e>
 8005db0:	e01d      	b.n	8005dee <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005db8:	4619      	mov	r1, r3
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 fa62 	bl	8006284 <USBD_StdDevReq>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8005dc4:	e020      	b.n	8005e08 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fac6 	bl	8006360 <USBD_StdItfReq>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8005dd8:	e016      	b.n	8005e08 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005de0:	4619      	mov	r1, r3
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fb05 	bl	80063f2 <USBD_StdEPReq>
 8005de8:	4603      	mov	r3, r0
 8005dea:	73fb      	strb	r3, [r7, #15]
      break;
 8005dec:	e00c      	b.n	8005e08 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005df4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f001 fb7b 	bl	80074f8 <USBD_LL_StallEP>
 8005e02:	4603      	mov	r3, r0
 8005e04:	73fb      	strb	r3, [r7, #15]
      break;
 8005e06:	bf00      	nop
  }

  return ret;
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b086      	sub	sp, #24
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	607a      	str	r2, [r7, #4]
 8005e1e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005e20:	7afb      	ldrb	r3, [r7, #11]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d138      	bne.n	8005e98 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005e2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d14a      	bne.n	8005ece <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d913      	bls.n	8005e6c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	1ad2      	subs	r2, r2, r3
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	68da      	ldr	r2, [r3, #12]
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	bf28      	it	cs
 8005e5e:	4613      	movcs	r3, r2
 8005e60:	461a      	mov	r2, r3
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f000 fff2 	bl	8006e4e <USBD_CtlContinueRx>
 8005e6a:	e030      	b.n	8005ece <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d10b      	bne.n	8005e90 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	68f8      	ldr	r0, [r7, #12]
 8005e8e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 ffed 	bl	8006e70 <USBD_CtlSendStatus>
 8005e96:	e01a      	b.n	8005ece <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b03      	cmp	r3, #3
 8005ea2:	d114      	bne.n	8005ece <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d00e      	beq.n	8005ece <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	7afa      	ldrb	r2, [r7, #11]
 8005eba:	4611      	mov	r1, r2
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	4798      	blx	r3
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005ec4:	7dfb      	ldrb	r3, [r7, #23]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005eca:	7dfb      	ldrb	r3, [r7, #23]
 8005ecc:	e000      	b.n	8005ed0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	607a      	str	r2, [r7, #4]
 8005ee4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005ee6:	7afb      	ldrb	r3, [r7, #11]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d16b      	bne.n	8005fc4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	3314      	adds	r3, #20
 8005ef0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d156      	bne.n	8005faa <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	689a      	ldr	r2, [r3, #8]
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d914      	bls.n	8005f32 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	1ad2      	subs	r2, r2, r3
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	6879      	ldr	r1, [r7, #4]
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 ff84 	bl	8006e2c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005f24:	2300      	movs	r3, #0
 8005f26:	2200      	movs	r2, #0
 8005f28:	2100      	movs	r1, #0
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f001 fb8e 	bl	800764c <USBD_LL_PrepareReceive>
 8005f30:	e03b      	b.n	8005faa <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	68da      	ldr	r2, [r3, #12]
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d11c      	bne.n	8005f78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d316      	bcc.n	8005f78 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d20f      	bcs.n	8005f78 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 ff65 	bl	8006e2c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2100      	movs	r1, #0
 8005f70:	68f8      	ldr	r0, [r7, #12]
 8005f72:	f001 fb6b 	bl	800764c <USBD_LL_PrepareReceive>
 8005f76:	e018      	b.n	8005faa <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	2b03      	cmp	r3, #3
 8005f82:	d10b      	bne.n	8005f9c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005f9c:	2180      	movs	r1, #128	; 0x80
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f001 faaa 	bl	80074f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 ff76 	bl	8006e96 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d122      	bne.n	8005ffa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f7ff fe98 	bl	8005cea <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005fc2:	e01a      	b.n	8005ffa <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d114      	bne.n	8005ffa <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00e      	beq.n	8005ffa <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	7afa      	ldrb	r2, [r7, #11]
 8005fe6:	4611      	mov	r1, r2
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	4798      	blx	r3
 8005fec:	4603      	mov	r3, r0
 8005fee:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005ff0:	7dfb      	ldrb	r3, [r7, #23]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8005ff6:	7dfb      	ldrb	r3, [r7, #23]
 8005ff8:	e000      	b.n	8005ffc <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005ffa:	2300      	movs	r3, #0
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006034:	2303      	movs	r3, #3
 8006036:	e02f      	b.n	8006098 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00f      	beq.n	8006062 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d009      	beq.n	8006062 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	6852      	ldr	r2, [r2, #4]
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	4611      	mov	r1, r2
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006062:	2340      	movs	r3, #64	; 0x40
 8006064:	2200      	movs	r2, #0
 8006066:	2100      	movs	r1, #0
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f001 fa00 	bl	800746e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2240      	movs	r2, #64	; 0x40
 800607a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800607e:	2340      	movs	r3, #64	; 0x40
 8006080:	2200      	movs	r2, #0
 8006082:	2180      	movs	r1, #128	; 0x80
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f001 f9f2 	bl	800746e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2240      	movs	r2, #64	; 0x40
 8006094:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	460b      	mov	r3, r1
 80060aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	78fa      	ldrb	r2, [r7, #3]
 80060b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2204      	movs	r2, #4
 80060da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d106      	bne.n	800610e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006106:	b2da      	uxtb	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800612a:	2b00      	cmp	r3, #0
 800612c:	d101      	bne.n	8006132 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800612e:	2303      	movs	r3, #3
 8006130:	e012      	b.n	8006158 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006138:	b2db      	uxtb	r3, r3
 800613a:	2b03      	cmp	r3, #3
 800613c:	d10b      	bne.n	8006156 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006172:	2b00      	cmp	r3, #0
 8006174:	d101      	bne.n	800617a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006176:	2303      	movs	r3, #3
 8006178:	e014      	b.n	80061a4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b03      	cmp	r3, #3
 8006184:	d10d      	bne.n	80061a2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d007      	beq.n	80061a2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	78fa      	ldrb	r2, [r7, #3]
 800619c:	4611      	mov	r1, r2
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3708      	adds	r7, #8
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e014      	b.n	80061f0 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b03      	cmp	r3, #3
 80061d0:	d10d      	bne.n	80061ee <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d007      	beq.n	80061ee <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e6:	78fa      	ldrb	r2, [r7, #3]
 80061e8:	4611      	mov	r1, r2
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	370c      	adds	r7, #12
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr

0800620e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b082      	sub	sp, #8
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6852      	ldr	r2, [r2, #4]
 8006234:	b2d2      	uxtb	r2, r2
 8006236:	4611      	mov	r1, r2
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	4798      	blx	r3
  }

  return USBD_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006246:	b480      	push	{r7}
 8006248:	b087      	sub	sp, #28
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	3301      	adds	r3, #1
 800625c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006264:	8a3b      	ldrh	r3, [r7, #16]
 8006266:	021b      	lsls	r3, r3, #8
 8006268:	b21a      	sxth	r2, r3
 800626a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800626e:	4313      	orrs	r3, r2
 8006270:	b21b      	sxth	r3, r3
 8006272:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006274:	89fb      	ldrh	r3, [r7, #14]
}
 8006276:	4618      	mov	r0, r3
 8006278:	371c      	adds	r7, #28
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
	...

08006284 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800628e:	2300      	movs	r3, #0
 8006290:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800629a:	2b40      	cmp	r3, #64	; 0x40
 800629c:	d005      	beq.n	80062aa <USBD_StdDevReq+0x26>
 800629e:	2b40      	cmp	r3, #64	; 0x40
 80062a0:	d853      	bhi.n	800634a <USBD_StdDevReq+0xc6>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00b      	beq.n	80062be <USBD_StdDevReq+0x3a>
 80062a6:	2b20      	cmp	r3, #32
 80062a8:	d14f      	bne.n	800634a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	6839      	ldr	r1, [r7, #0]
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	4798      	blx	r3
 80062b8:	4603      	mov	r3, r0
 80062ba:	73fb      	strb	r3, [r7, #15]
      break;
 80062bc:	e04a      	b.n	8006354 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	785b      	ldrb	r3, [r3, #1]
 80062c2:	2b09      	cmp	r3, #9
 80062c4:	d83b      	bhi.n	800633e <USBD_StdDevReq+0xba>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <USBD_StdDevReq+0x48>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	08006321 	.word	0x08006321
 80062d0:	08006335 	.word	0x08006335
 80062d4:	0800633f 	.word	0x0800633f
 80062d8:	0800632b 	.word	0x0800632b
 80062dc:	0800633f 	.word	0x0800633f
 80062e0:	080062ff 	.word	0x080062ff
 80062e4:	080062f5 	.word	0x080062f5
 80062e8:	0800633f 	.word	0x0800633f
 80062ec:	08006317 	.word	0x08006317
 80062f0:	08006309 	.word	0x08006309
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80062f4:	6839      	ldr	r1, [r7, #0]
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f9de 	bl	80066b8 <USBD_GetDescriptor>
          break;
 80062fc:	e024      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80062fe:	6839      	ldr	r1, [r7, #0]
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fb43 	bl	800698c <USBD_SetAddress>
          break;
 8006306:	e01f      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006308:	6839      	ldr	r1, [r7, #0]
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 fb82 	bl	8006a14 <USBD_SetConfig>
 8006310:	4603      	mov	r3, r0
 8006312:	73fb      	strb	r3, [r7, #15]
          break;
 8006314:	e018      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fc21 	bl	8006b60 <USBD_GetConfig>
          break;
 800631e:	e013      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006320:	6839      	ldr	r1, [r7, #0]
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fc52 	bl	8006bcc <USBD_GetStatus>
          break;
 8006328:	e00e      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800632a:	6839      	ldr	r1, [r7, #0]
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 fc81 	bl	8006c34 <USBD_SetFeature>
          break;
 8006332:	e009      	b.n	8006348 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006334:	6839      	ldr	r1, [r7, #0]
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 fc90 	bl	8006c5c <USBD_ClrFeature>
          break;
 800633c:	e004      	b.n	8006348 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800633e:	6839      	ldr	r1, [r7, #0]
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 fce7 	bl	8006d14 <USBD_CtlError>
          break;
 8006346:	bf00      	nop
      }
      break;
 8006348:	e004      	b.n	8006354 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800634a:	6839      	ldr	r1, [r7, #0]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fce1 	bl	8006d14 <USBD_CtlError>
      break;
 8006352:	bf00      	nop
  }

  return ret;
 8006354:	7bfb      	ldrb	r3, [r7, #15]
}
 8006356:	4618      	mov	r0, r3
 8006358:	3710      	adds	r7, #16
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
 800635e:	bf00      	nop

08006360 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800636a:	2300      	movs	r3, #0
 800636c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006376:	2b40      	cmp	r3, #64	; 0x40
 8006378:	d005      	beq.n	8006386 <USBD_StdItfReq+0x26>
 800637a:	2b40      	cmp	r3, #64	; 0x40
 800637c:	d82f      	bhi.n	80063de <USBD_StdItfReq+0x7e>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <USBD_StdItfReq+0x26>
 8006382:	2b20      	cmp	r3, #32
 8006384:	d12b      	bne.n	80063de <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800638c:	b2db      	uxtb	r3, r3
 800638e:	3b01      	subs	r3, #1
 8006390:	2b02      	cmp	r3, #2
 8006392:	d81d      	bhi.n	80063d0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	889b      	ldrh	r3, [r3, #4]
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b01      	cmp	r3, #1
 800639c:	d813      	bhi.n	80063c6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	6839      	ldr	r1, [r7, #0]
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	4798      	blx	r3
 80063ac:	4603      	mov	r3, r0
 80063ae:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	88db      	ldrh	r3, [r3, #6]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d110      	bne.n	80063da <USBD_StdItfReq+0x7a>
 80063b8:	7bfb      	ldrb	r3, [r7, #15]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10d      	bne.n	80063da <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fd56 	bl	8006e70 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80063c4:	e009      	b.n	80063da <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80063c6:	6839      	ldr	r1, [r7, #0]
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fca3 	bl	8006d14 <USBD_CtlError>
          break;
 80063ce:	e004      	b.n	80063da <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80063d0:	6839      	ldr	r1, [r7, #0]
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 fc9e 	bl	8006d14 <USBD_CtlError>
          break;
 80063d8:	e000      	b.n	80063dc <USBD_StdItfReq+0x7c>
          break;
 80063da:	bf00      	nop
      }
      break;
 80063dc:	e004      	b.n	80063e8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80063de:	6839      	ldr	r1, [r7, #0]
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 fc97 	bl	8006d14 <USBD_CtlError>
      break;
 80063e6:	bf00      	nop
  }

  return ret;
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b084      	sub	sp, #16
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
 80063fa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80063fc:	2300      	movs	r3, #0
 80063fe:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	889b      	ldrh	r3, [r3, #4]
 8006404:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800640e:	2b40      	cmp	r3, #64	; 0x40
 8006410:	d007      	beq.n	8006422 <USBD_StdEPReq+0x30>
 8006412:	2b40      	cmp	r3, #64	; 0x40
 8006414:	f200 8145 	bhi.w	80066a2 <USBD_StdEPReq+0x2b0>
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00c      	beq.n	8006436 <USBD_StdEPReq+0x44>
 800641c:	2b20      	cmp	r3, #32
 800641e:	f040 8140 	bne.w	80066a2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	6839      	ldr	r1, [r7, #0]
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	4798      	blx	r3
 8006430:	4603      	mov	r3, r0
 8006432:	73fb      	strb	r3, [r7, #15]
      break;
 8006434:	e13a      	b.n	80066ac <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	785b      	ldrb	r3, [r3, #1]
 800643a:	2b03      	cmp	r3, #3
 800643c:	d007      	beq.n	800644e <USBD_StdEPReq+0x5c>
 800643e:	2b03      	cmp	r3, #3
 8006440:	f300 8129 	bgt.w	8006696 <USBD_StdEPReq+0x2a4>
 8006444:	2b00      	cmp	r3, #0
 8006446:	d07f      	beq.n	8006548 <USBD_StdEPReq+0x156>
 8006448:	2b01      	cmp	r3, #1
 800644a:	d03c      	beq.n	80064c6 <USBD_StdEPReq+0xd4>
 800644c:	e123      	b.n	8006696 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b02      	cmp	r3, #2
 8006458:	d002      	beq.n	8006460 <USBD_StdEPReq+0x6e>
 800645a:	2b03      	cmp	r3, #3
 800645c:	d016      	beq.n	800648c <USBD_StdEPReq+0x9a>
 800645e:	e02c      	b.n	80064ba <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006460:	7bbb      	ldrb	r3, [r7, #14]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00d      	beq.n	8006482 <USBD_StdEPReq+0x90>
 8006466:	7bbb      	ldrb	r3, [r7, #14]
 8006468:	2b80      	cmp	r3, #128	; 0x80
 800646a:	d00a      	beq.n	8006482 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800646c:	7bbb      	ldrb	r3, [r7, #14]
 800646e:	4619      	mov	r1, r3
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f001 f841 	bl	80074f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006476:	2180      	movs	r1, #128	; 0x80
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f001 f83d 	bl	80074f8 <USBD_LL_StallEP>
 800647e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006480:	e020      	b.n	80064c4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fc45 	bl	8006d14 <USBD_CtlError>
              break;
 800648a:	e01b      	b.n	80064c4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	885b      	ldrh	r3, [r3, #2]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d10e      	bne.n	80064b2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006494:	7bbb      	ldrb	r3, [r7, #14]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00b      	beq.n	80064b2 <USBD_StdEPReq+0xc0>
 800649a:	7bbb      	ldrb	r3, [r7, #14]
 800649c:	2b80      	cmp	r3, #128	; 0x80
 800649e:	d008      	beq.n	80064b2 <USBD_StdEPReq+0xc0>
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	88db      	ldrh	r3, [r3, #6]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80064a8:	7bbb      	ldrb	r3, [r7, #14]
 80064aa:	4619      	mov	r1, r3
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f001 f823 	bl	80074f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 fcdc 	bl	8006e70 <USBD_CtlSendStatus>

              break;
 80064b8:	e004      	b.n	80064c4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 fc29 	bl	8006d14 <USBD_CtlError>
              break;
 80064c2:	bf00      	nop
          }
          break;
 80064c4:	e0ec      	b.n	80066a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d002      	beq.n	80064d8 <USBD_StdEPReq+0xe6>
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	d016      	beq.n	8006504 <USBD_StdEPReq+0x112>
 80064d6:	e030      	b.n	800653a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064d8:	7bbb      	ldrb	r3, [r7, #14]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00d      	beq.n	80064fa <USBD_StdEPReq+0x108>
 80064de:	7bbb      	ldrb	r3, [r7, #14]
 80064e0:	2b80      	cmp	r3, #128	; 0x80
 80064e2:	d00a      	beq.n	80064fa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80064e4:	7bbb      	ldrb	r3, [r7, #14]
 80064e6:	4619      	mov	r1, r3
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f001 f805 	bl	80074f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80064ee:	2180      	movs	r1, #128	; 0x80
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f001 f801 	bl	80074f8 <USBD_LL_StallEP>
 80064f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80064f8:	e025      	b.n	8006546 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80064fa:	6839      	ldr	r1, [r7, #0]
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 fc09 	bl	8006d14 <USBD_CtlError>
              break;
 8006502:	e020      	b.n	8006546 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	885b      	ldrh	r3, [r3, #2]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d11b      	bne.n	8006544 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800650c:	7bbb      	ldrb	r3, [r7, #14]
 800650e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006512:	2b00      	cmp	r3, #0
 8006514:	d004      	beq.n	8006520 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006516:	7bbb      	ldrb	r3, [r7, #14]
 8006518:	4619      	mov	r1, r3
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f001 f80b 	bl	8007536 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 fca5 	bl	8006e70 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	6839      	ldr	r1, [r7, #0]
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	4798      	blx	r3
 8006534:	4603      	mov	r3, r0
 8006536:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006538:	e004      	b.n	8006544 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800653a:	6839      	ldr	r1, [r7, #0]
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 fbe9 	bl	8006d14 <USBD_CtlError>
              break;
 8006542:	e000      	b.n	8006546 <USBD_StdEPReq+0x154>
              break;
 8006544:	bf00      	nop
          }
          break;
 8006546:	e0ab      	b.n	80066a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d002      	beq.n	800655a <USBD_StdEPReq+0x168>
 8006554:	2b03      	cmp	r3, #3
 8006556:	d032      	beq.n	80065be <USBD_StdEPReq+0x1cc>
 8006558:	e097      	b.n	800668a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800655a:	7bbb      	ldrb	r3, [r7, #14]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d007      	beq.n	8006570 <USBD_StdEPReq+0x17e>
 8006560:	7bbb      	ldrb	r3, [r7, #14]
 8006562:	2b80      	cmp	r3, #128	; 0x80
 8006564:	d004      	beq.n	8006570 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006566:	6839      	ldr	r1, [r7, #0]
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 fbd3 	bl	8006d14 <USBD_CtlError>
                break;
 800656e:	e091      	b.n	8006694 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006574:	2b00      	cmp	r3, #0
 8006576:	da0b      	bge.n	8006590 <USBD_StdEPReq+0x19e>
 8006578:	7bbb      	ldrb	r3, [r7, #14]
 800657a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800657e:	4613      	mov	r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	4413      	add	r3, r2
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	3310      	adds	r3, #16
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	4413      	add	r3, r2
 800658c:	3304      	adds	r3, #4
 800658e:	e00b      	b.n	80065a8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006590:	7bbb      	ldrb	r3, [r7, #14]
 8006592:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006596:	4613      	mov	r3, r2
 8006598:	009b      	lsls	r3, r3, #2
 800659a:	4413      	add	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	4413      	add	r3, r2
 80065a6:	3304      	adds	r3, #4
 80065a8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	2200      	movs	r2, #0
 80065ae:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	2202      	movs	r2, #2
 80065b4:	4619      	mov	r1, r3
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 fc1d 	bl	8006df6 <USBD_CtlSendData>
              break;
 80065bc:	e06a      	b.n	8006694 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80065be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	da11      	bge.n	80065ea <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80065c6:	7bbb      	ldrb	r3, [r7, #14]
 80065c8:	f003 020f 	and.w	r2, r3, #15
 80065cc:	6879      	ldr	r1, [r7, #4]
 80065ce:	4613      	mov	r3, r2
 80065d0:	009b      	lsls	r3, r3, #2
 80065d2:	4413      	add	r3, r2
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	440b      	add	r3, r1
 80065d8:	3324      	adds	r3, #36	; 0x24
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d117      	bne.n	8006610 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80065e0:	6839      	ldr	r1, [r7, #0]
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fb96 	bl	8006d14 <USBD_CtlError>
                  break;
 80065e8:	e054      	b.n	8006694 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80065ea:	7bbb      	ldrb	r3, [r7, #14]
 80065ec:	f003 020f 	and.w	r2, r3, #15
 80065f0:	6879      	ldr	r1, [r7, #4]
 80065f2:	4613      	mov	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	4413      	add	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	440b      	add	r3, r1
 80065fc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d104      	bne.n	8006610 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006606:	6839      	ldr	r1, [r7, #0]
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fb83 	bl	8006d14 <USBD_CtlError>
                  break;
 800660e:	e041      	b.n	8006694 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006614:	2b00      	cmp	r3, #0
 8006616:	da0b      	bge.n	8006630 <USBD_StdEPReq+0x23e>
 8006618:	7bbb      	ldrb	r3, [r7, #14]
 800661a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	3310      	adds	r3, #16
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	4413      	add	r3, r2
 800662c:	3304      	adds	r3, #4
 800662e:	e00b      	b.n	8006648 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006630:	7bbb      	ldrb	r3, [r7, #14]
 8006632:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006636:	4613      	mov	r3, r2
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	4413      	add	r3, r2
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	4413      	add	r3, r2
 8006646:	3304      	adds	r3, #4
 8006648:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800664a:	7bbb      	ldrb	r3, [r7, #14]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <USBD_StdEPReq+0x264>
 8006650:	7bbb      	ldrb	r3, [r7, #14]
 8006652:	2b80      	cmp	r3, #128	; 0x80
 8006654:	d103      	bne.n	800665e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]
 800665c:	e00e      	b.n	800667c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800665e:	7bbb      	ldrb	r3, [r7, #14]
 8006660:	4619      	mov	r1, r3
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 ff86 	bl	8007574 <USBD_LL_IsStallEP>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2201      	movs	r2, #1
 8006672:	601a      	str	r2, [r3, #0]
 8006674:	e002      	b.n	800667c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	2202      	movs	r2, #2
 8006680:	4619      	mov	r1, r3
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fbb7 	bl	8006df6 <USBD_CtlSendData>
              break;
 8006688:	e004      	b.n	8006694 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800668a:	6839      	ldr	r1, [r7, #0]
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 fb41 	bl	8006d14 <USBD_CtlError>
              break;
 8006692:	bf00      	nop
          }
          break;
 8006694:	e004      	b.n	80066a0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006696:	6839      	ldr	r1, [r7, #0]
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fb3b 	bl	8006d14 <USBD_CtlError>
          break;
 800669e:	bf00      	nop
      }
      break;
 80066a0:	e004      	b.n	80066ac <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fb35 	bl	8006d14 <USBD_CtlError>
      break;
 80066aa:	bf00      	nop
  }

  return ret;
 80066ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
	...

080066b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80066c6:	2300      	movs	r3, #0
 80066c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	885b      	ldrh	r3, [r3, #2]
 80066d2:	0a1b      	lsrs	r3, r3, #8
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	3b01      	subs	r3, #1
 80066d8:	2b06      	cmp	r3, #6
 80066da:	f200 8128 	bhi.w	800692e <USBD_GetDescriptor+0x276>
 80066de:	a201      	add	r2, pc, #4	; (adr r2, 80066e4 <USBD_GetDescriptor+0x2c>)
 80066e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e4:	08006701 	.word	0x08006701
 80066e8:	08006719 	.word	0x08006719
 80066ec:	08006759 	.word	0x08006759
 80066f0:	0800692f 	.word	0x0800692f
 80066f4:	0800692f 	.word	0x0800692f
 80066f8:	080068cf 	.word	0x080068cf
 80066fc:	080068fb 	.word	0x080068fb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	7c12      	ldrb	r2, [r2, #16]
 800670c:	f107 0108 	add.w	r1, r7, #8
 8006710:	4610      	mov	r0, r2
 8006712:	4798      	blx	r3
 8006714:	60f8      	str	r0, [r7, #12]
      break;
 8006716:	e112      	b.n	800693e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	7c1b      	ldrb	r3, [r3, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10d      	bne.n	800673c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006728:	f107 0208 	add.w	r2, r7, #8
 800672c:	4610      	mov	r0, r2
 800672e:	4798      	blx	r3
 8006730:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3301      	adds	r3, #1
 8006736:	2202      	movs	r2, #2
 8006738:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800673a:	e100      	b.n	800693e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006744:	f107 0208 	add.w	r2, r7, #8
 8006748:	4610      	mov	r0, r2
 800674a:	4798      	blx	r3
 800674c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	3301      	adds	r3, #1
 8006752:	2202      	movs	r2, #2
 8006754:	701a      	strb	r2, [r3, #0]
      break;
 8006756:	e0f2      	b.n	800693e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	885b      	ldrh	r3, [r3, #2]
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b05      	cmp	r3, #5
 8006760:	f200 80ac 	bhi.w	80068bc <USBD_GetDescriptor+0x204>
 8006764:	a201      	add	r2, pc, #4	; (adr r2, 800676c <USBD_GetDescriptor+0xb4>)
 8006766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676a:	bf00      	nop
 800676c:	08006785 	.word	0x08006785
 8006770:	080067b9 	.word	0x080067b9
 8006774:	080067ed 	.word	0x080067ed
 8006778:	08006821 	.word	0x08006821
 800677c:	08006855 	.word	0x08006855
 8006780:	08006889 	.word	0x08006889
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00b      	beq.n	80067a8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	7c12      	ldrb	r2, [r2, #16]
 800679c:	f107 0108 	add.w	r1, r7, #8
 80067a0:	4610      	mov	r0, r2
 80067a2:	4798      	blx	r3
 80067a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067a6:	e091      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067a8:	6839      	ldr	r1, [r7, #0]
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fab2 	bl	8006d14 <USBD_CtlError>
            err++;
 80067b0:	7afb      	ldrb	r3, [r7, #11]
 80067b2:	3301      	adds	r3, #1
 80067b4:	72fb      	strb	r3, [r7, #11]
          break;
 80067b6:	e089      	b.n	80068cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00b      	beq.n	80067dc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	7c12      	ldrb	r2, [r2, #16]
 80067d0:	f107 0108 	add.w	r1, r7, #8
 80067d4:	4610      	mov	r0, r2
 80067d6:	4798      	blx	r3
 80067d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067da:	e077      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067dc:	6839      	ldr	r1, [r7, #0]
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fa98 	bl	8006d14 <USBD_CtlError>
            err++;
 80067e4:	7afb      	ldrb	r3, [r7, #11]
 80067e6:	3301      	adds	r3, #1
 80067e8:	72fb      	strb	r3, [r7, #11]
          break;
 80067ea:	e06f      	b.n	80068cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00b      	beq.n	8006810 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	7c12      	ldrb	r2, [r2, #16]
 8006804:	f107 0108 	add.w	r1, r7, #8
 8006808:	4610      	mov	r0, r2
 800680a:	4798      	blx	r3
 800680c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800680e:	e05d      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006810:	6839      	ldr	r1, [r7, #0]
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fa7e 	bl	8006d14 <USBD_CtlError>
            err++;
 8006818:	7afb      	ldrb	r3, [r7, #11]
 800681a:	3301      	adds	r3, #1
 800681c:	72fb      	strb	r3, [r7, #11]
          break;
 800681e:	e055      	b.n	80068cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00b      	beq.n	8006844 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	7c12      	ldrb	r2, [r2, #16]
 8006838:	f107 0108 	add.w	r1, r7, #8
 800683c:	4610      	mov	r0, r2
 800683e:	4798      	blx	r3
 8006840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006842:	e043      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006844:	6839      	ldr	r1, [r7, #0]
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fa64 	bl	8006d14 <USBD_CtlError>
            err++;
 800684c:	7afb      	ldrb	r3, [r7, #11]
 800684e:	3301      	adds	r3, #1
 8006850:	72fb      	strb	r3, [r7, #11]
          break;
 8006852:	e03b      	b.n	80068cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800685a:	695b      	ldr	r3, [r3, #20]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00b      	beq.n	8006878 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	7c12      	ldrb	r2, [r2, #16]
 800686c:	f107 0108 	add.w	r1, r7, #8
 8006870:	4610      	mov	r0, r2
 8006872:	4798      	blx	r3
 8006874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006876:	e029      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006878:	6839      	ldr	r1, [r7, #0]
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 fa4a 	bl	8006d14 <USBD_CtlError>
            err++;
 8006880:	7afb      	ldrb	r3, [r7, #11]
 8006882:	3301      	adds	r3, #1
 8006884:	72fb      	strb	r3, [r7, #11]
          break;
 8006886:	e021      	b.n	80068cc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00b      	beq.n	80068ac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	7c12      	ldrb	r2, [r2, #16]
 80068a0:	f107 0108 	add.w	r1, r7, #8
 80068a4:	4610      	mov	r0, r2
 80068a6:	4798      	blx	r3
 80068a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80068aa:	e00f      	b.n	80068cc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80068ac:	6839      	ldr	r1, [r7, #0]
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fa30 	bl	8006d14 <USBD_CtlError>
            err++;
 80068b4:	7afb      	ldrb	r3, [r7, #11]
 80068b6:	3301      	adds	r3, #1
 80068b8:	72fb      	strb	r3, [r7, #11]
          break;
 80068ba:	e007      	b.n	80068cc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80068bc:	6839      	ldr	r1, [r7, #0]
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 fa28 	bl	8006d14 <USBD_CtlError>
          err++;
 80068c4:	7afb      	ldrb	r3, [r7, #11]
 80068c6:	3301      	adds	r3, #1
 80068c8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80068ca:	bf00      	nop
      }
      break;
 80068cc:	e037      	b.n	800693e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	7c1b      	ldrb	r3, [r3, #16]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d109      	bne.n	80068ea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068de:	f107 0208 	add.w	r2, r7, #8
 80068e2:	4610      	mov	r0, r2
 80068e4:	4798      	blx	r3
 80068e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80068e8:	e029      	b.n	800693e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80068ea:	6839      	ldr	r1, [r7, #0]
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fa11 	bl	8006d14 <USBD_CtlError>
        err++;
 80068f2:	7afb      	ldrb	r3, [r7, #11]
 80068f4:	3301      	adds	r3, #1
 80068f6:	72fb      	strb	r3, [r7, #11]
      break;
 80068f8:	e021      	b.n	800693e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	7c1b      	ldrb	r3, [r3, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10d      	bne.n	800691e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690a:	f107 0208 	add.w	r2, r7, #8
 800690e:	4610      	mov	r0, r2
 8006910:	4798      	blx	r3
 8006912:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	3301      	adds	r3, #1
 8006918:	2207      	movs	r2, #7
 800691a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800691c:	e00f      	b.n	800693e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800691e:	6839      	ldr	r1, [r7, #0]
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 f9f7 	bl	8006d14 <USBD_CtlError>
        err++;
 8006926:	7afb      	ldrb	r3, [r7, #11]
 8006928:	3301      	adds	r3, #1
 800692a:	72fb      	strb	r3, [r7, #11]
      break;
 800692c:	e007      	b.n	800693e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f9ef 	bl	8006d14 <USBD_CtlError>
      err++;
 8006936:	7afb      	ldrb	r3, [r7, #11]
 8006938:	3301      	adds	r3, #1
 800693a:	72fb      	strb	r3, [r7, #11]
      break;
 800693c:	bf00      	nop
  }

  if (err != 0U)
 800693e:	7afb      	ldrb	r3, [r7, #11]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d11e      	bne.n	8006982 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	88db      	ldrh	r3, [r3, #6]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d016      	beq.n	800697a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800694c:	893b      	ldrh	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00e      	beq.n	8006970 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	88da      	ldrh	r2, [r3, #6]
 8006956:	893b      	ldrh	r3, [r7, #8]
 8006958:	4293      	cmp	r3, r2
 800695a:	bf28      	it	cs
 800695c:	4613      	movcs	r3, r2
 800695e:	b29b      	uxth	r3, r3
 8006960:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006962:	893b      	ldrh	r3, [r7, #8]
 8006964:	461a      	mov	r2, r3
 8006966:	68f9      	ldr	r1, [r7, #12]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fa44 	bl	8006df6 <USBD_CtlSendData>
 800696e:	e009      	b.n	8006984 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006970:	6839      	ldr	r1, [r7, #0]
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9ce 	bl	8006d14 <USBD_CtlError>
 8006978:	e004      	b.n	8006984 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fa78 	bl	8006e70 <USBD_CtlSendStatus>
 8006980:	e000      	b.n	8006984 <USBD_GetDescriptor+0x2cc>
    return;
 8006982:	bf00      	nop
  }
}
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop

0800698c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	889b      	ldrh	r3, [r3, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d131      	bne.n	8006a02 <USBD_SetAddress+0x76>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	88db      	ldrh	r3, [r3, #6]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d12d      	bne.n	8006a02 <USBD_SetAddress+0x76>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	885b      	ldrh	r3, [r3, #2]
 80069aa:	2b7f      	cmp	r3, #127	; 0x7f
 80069ac:	d829      	bhi.n	8006a02 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	885b      	ldrh	r3, [r3, #2]
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	d104      	bne.n	80069d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80069c6:	6839      	ldr	r1, [r7, #0]
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f9a3 	bl	8006d14 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069ce:	e01d      	b.n	8006a0c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	7bfa      	ldrb	r2, [r7, #15]
 80069d4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
 80069da:	4619      	mov	r1, r3
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fdf5 	bl	80075cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 fa44 	bl	8006e70 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d004      	beq.n	80069f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2202      	movs	r2, #2
 80069f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069f6:	e009      	b.n	8006a0c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a00:	e004      	b.n	8006a0c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006a02:	6839      	ldr	r1, [r7, #0]
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f985 	bl	8006d14 <USBD_CtlError>
  }
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	885b      	ldrh	r3, [r3, #2]
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	4b4c      	ldr	r3, [pc, #304]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006a2c:	4b4b      	ldr	r3, [pc, #300]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d905      	bls.n	8006a40 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006a34:	6839      	ldr	r1, [r7, #0]
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f96c 	bl	8006d14 <USBD_CtlError>
    return USBD_FAIL;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e088      	b.n	8006b52 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d002      	beq.n	8006a52 <USBD_SetConfig+0x3e>
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d025      	beq.n	8006a9c <USBD_SetConfig+0x88>
 8006a50:	e071      	b.n	8006b36 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006a52:	4b42      	ldr	r3, [pc, #264]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d01c      	beq.n	8006a94 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006a5a:	4b40      	ldr	r3, [pc, #256]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006a64:	4b3d      	ldr	r3, [pc, #244]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	4619      	mov	r1, r3
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff f948 	bl	8005d00 <USBD_SetClassConfig>
 8006a70:	4603      	mov	r3, r0
 8006a72:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006a74:	7bfb      	ldrb	r3, [r7, #15]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d004      	beq.n	8006a84 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006a7a:	6839      	ldr	r1, [r7, #0]
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f000 f949 	bl	8006d14 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006a82:	e065      	b.n	8006b50 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 f9f3 	bl	8006e70 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2203      	movs	r2, #3
 8006a8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006a92:	e05d      	b.n	8006b50 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f9eb 	bl	8006e70 <USBD_CtlSendStatus>
      break;
 8006a9a:	e059      	b.n	8006b50 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006a9c:	4b2f      	ldr	r3, [pc, #188]	; (8006b5c <USBD_SetConfig+0x148>)
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d112      	bne.n	8006aca <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2202      	movs	r2, #2
 8006aa8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006aac:	4b2b      	ldr	r3, [pc, #172]	; (8006b5c <USBD_SetConfig+0x148>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006ab6:	4b29      	ldr	r3, [pc, #164]	; (8006b5c <USBD_SetConfig+0x148>)
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	4619      	mov	r1, r3
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff f93b 	bl	8005d38 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f9d4 	bl	8006e70 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006ac8:	e042      	b.n	8006b50 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006aca:	4b24      	ldr	r3, [pc, #144]	; (8006b5c <USBD_SetConfig+0x148>)
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d02a      	beq.n	8006b2e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	4619      	mov	r1, r3
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f7ff f929 	bl	8005d38 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006ae6:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <USBD_SetConfig+0x148>)
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	461a      	mov	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006af0:	4b1a      	ldr	r3, [pc, #104]	; (8006b5c <USBD_SetConfig+0x148>)
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff f902 	bl	8005d00 <USBD_SetClassConfig>
 8006afc:	4603      	mov	r3, r0
 8006afe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00f      	beq.n	8006b26 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8006b06:	6839      	ldr	r1, [r7, #0]
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f903 	bl	8006d14 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	4619      	mov	r1, r3
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f7ff f90e 	bl	8005d38 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2202      	movs	r2, #2
 8006b20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006b24:	e014      	b.n	8006b50 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f9a2 	bl	8006e70 <USBD_CtlSendStatus>
      break;
 8006b2c:	e010      	b.n	8006b50 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f99e 	bl	8006e70 <USBD_CtlSendStatus>
      break;
 8006b34:	e00c      	b.n	8006b50 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006b36:	6839      	ldr	r1, [r7, #0]
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f8eb 	bl	8006d14 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006b3e:	4b07      	ldr	r3, [pc, #28]	; (8006b5c <USBD_SetConfig+0x148>)
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	4619      	mov	r1, r3
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff f8f7 	bl	8005d38 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	73fb      	strb	r3, [r7, #15]
      break;
 8006b4e:	bf00      	nop
  }

  return ret;
 8006b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3710      	adds	r7, #16
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	20000193 	.word	0x20000193

08006b60 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	88db      	ldrh	r3, [r3, #6]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d004      	beq.n	8006b7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006b72:	6839      	ldr	r1, [r7, #0]
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f8cd 	bl	8006d14 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006b7a:	e023      	b.n	8006bc4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	dc02      	bgt.n	8006b8e <USBD_GetConfig+0x2e>
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dc03      	bgt.n	8006b94 <USBD_GetConfig+0x34>
 8006b8c:	e015      	b.n	8006bba <USBD_GetConfig+0x5a>
 8006b8e:	2b03      	cmp	r3, #3
 8006b90:	d00b      	beq.n	8006baa <USBD_GetConfig+0x4a>
 8006b92:	e012      	b.n	8006bba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f927 	bl	8006df6 <USBD_CtlSendData>
        break;
 8006ba8:	e00c      	b.n	8006bc4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	3304      	adds	r3, #4
 8006bae:	2201      	movs	r2, #1
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f91f 	bl	8006df6 <USBD_CtlSendData>
        break;
 8006bb8:	e004      	b.n	8006bc4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006bba:	6839      	ldr	r1, [r7, #0]
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f000 f8a9 	bl	8006d14 <USBD_CtlError>
        break;
 8006bc2:	bf00      	nop
}
 8006bc4:	bf00      	nop
 8006bc6:	3708      	adds	r7, #8
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d81e      	bhi.n	8006c22 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	88db      	ldrh	r3, [r3, #6]
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d004      	beq.n	8006bf6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006bec:	6839      	ldr	r1, [r7, #0]
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f890 	bl	8006d14 <USBD_CtlError>
        break;
 8006bf4:	e01a      	b.n	8006c2c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d005      	beq.n	8006c12 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f043 0202 	orr.w	r2, r3, #2
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	330c      	adds	r3, #12
 8006c16:	2202      	movs	r2, #2
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f8eb 	bl	8006df6 <USBD_CtlSendData>
      break;
 8006c20:	e004      	b.n	8006c2c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006c22:	6839      	ldr	r1, [r7, #0]
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f875 	bl	8006d14 <USBD_CtlError>
      break;
 8006c2a:	bf00      	nop
  }
}
 8006c2c:	bf00      	nop
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	885b      	ldrh	r3, [r3, #2]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d106      	bne.n	8006c54 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f90e 	bl	8006e70 <USBD_CtlSendStatus>
  }
}
 8006c54:	bf00      	nop
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d80b      	bhi.n	8006c8c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	885b      	ldrh	r3, [r3, #2]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d10c      	bne.n	8006c96 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f8f3 	bl	8006e70 <USBD_CtlSendStatus>
      }
      break;
 8006c8a:	e004      	b.n	8006c96 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006c8c:	6839      	ldr	r1, [r7, #0]
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f840 	bl	8006d14 <USBD_CtlError>
      break;
 8006c94:	e000      	b.n	8006c98 <USBD_ClrFeature+0x3c>
      break;
 8006c96:	bf00      	nop
  }
}
 8006c98:	bf00      	nop
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	781a      	ldrb	r2, [r3, #0]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	781a      	ldrb	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f7ff fabb 	bl	8006246 <SWAPBYTE>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f7ff faae 	bl	8006246 <SWAPBYTE>
 8006cea:	4603      	mov	r3, r0
 8006cec:	461a      	mov	r2, r3
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f7ff faa1 	bl	8006246 <SWAPBYTE>
 8006d04:	4603      	mov	r3, r0
 8006d06:	461a      	mov	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	80da      	strh	r2, [r3, #6]
}
 8006d0c:	bf00      	nop
 8006d0e:	3710      	adds	r7, #16
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d1e:	2180      	movs	r1, #128	; 0x80
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fbe9 	bl	80074f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006d26:	2100      	movs	r1, #0
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 fbe5 	bl	80074f8 <USBD_LL_StallEP>
}
 8006d2e:	bf00      	nop
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b086      	sub	sp, #24
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	60f8      	str	r0, [r7, #12]
 8006d3e:	60b9      	str	r1, [r7, #8]
 8006d40:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006d42:	2300      	movs	r3, #0
 8006d44:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d036      	beq.n	8006dba <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006d50:	6938      	ldr	r0, [r7, #16]
 8006d52:	f000 f836 	bl	8006dc2 <USBD_GetLen>
 8006d56:	4603      	mov	r3, r0
 8006d58:	3301      	adds	r3, #1
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	005b      	lsls	r3, r3, #1
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006d64:	7dfb      	ldrb	r3, [r7, #23]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	4413      	add	r3, r2
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	7812      	ldrb	r2, [r2, #0]
 8006d6e:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d70:	7dfb      	ldrb	r3, [r7, #23]
 8006d72:	3301      	adds	r3, #1
 8006d74:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006d76:	7dfb      	ldrb	r3, [r7, #23]
 8006d78:	68ba      	ldr	r2, [r7, #8]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	701a      	strb	r2, [r3, #0]
  idx++;
 8006d80:	7dfb      	ldrb	r3, [r7, #23]
 8006d82:	3301      	adds	r3, #1
 8006d84:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006d86:	e013      	b.n	8006db0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006d88:	7dfb      	ldrb	r3, [r7, #23]
 8006d8a:	68ba      	ldr	r2, [r7, #8]
 8006d8c:	4413      	add	r3, r2
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	7812      	ldrb	r2, [r2, #0]
 8006d92:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	3301      	adds	r3, #1
 8006d98:	613b      	str	r3, [r7, #16]
    idx++;
 8006d9a:	7dfb      	ldrb	r3, [r7, #23]
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006da0:	7dfb      	ldrb	r3, [r7, #23]
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	4413      	add	r3, r2
 8006da6:	2200      	movs	r2, #0
 8006da8:	701a      	strb	r2, [r3, #0]
    idx++;
 8006daa:	7dfb      	ldrb	r3, [r7, #23]
 8006dac:	3301      	adds	r3, #1
 8006dae:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e7      	bne.n	8006d88 <USBD_GetString+0x52>
 8006db8:	e000      	b.n	8006dbc <USBD_GetString+0x86>
    return;
 8006dba:	bf00      	nop
  }
}
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}

08006dc2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b085      	sub	sp, #20
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006dd2:	e005      	b.n	8006de0 <USBD_GetLen+0x1e>
  {
    len++;
 8006dd4:	7bfb      	ldrb	r3, [r7, #15]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	3301      	adds	r3, #1
 8006dde:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f5      	bne.n	8006dd4 <USBD_GetLen+0x12>
  }

  return len;
 8006de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3714      	adds	r7, #20
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b084      	sub	sp, #16
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	60f8      	str	r0, [r7, #12]
 8006dfe:	60b9      	str	r1, [r7, #8]
 8006e00:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2202      	movs	r2, #2
 8006e06:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68ba      	ldr	r2, [r7, #8]
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 fbf4 	bl	800760a <USBD_LL_Transmit>

  return USBD_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 fbe3 	bl	800760a <USBD_LL_Transmit>

  return USBD_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3710      	adds	r7, #16
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b084      	sub	sp, #16
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	60f8      	str	r0, [r7, #12]
 8006e56:	60b9      	str	r1, [r7, #8]
 8006e58:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	2100      	movs	r1, #0
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f000 fbf3 	bl	800764c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2204      	movs	r2, #4
 8006e7c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006e80:	2300      	movs	r3, #0
 8006e82:	2200      	movs	r2, #0
 8006e84:	2100      	movs	r1, #0
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 fbbf 	bl	800760a <USBD_LL_Transmit>

  return USBD_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006e96:	b580      	push	{r7, lr}
 8006e98:	b082      	sub	sp, #8
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2205      	movs	r2, #5
 8006ea2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2100      	movs	r1, #0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 fbcd 	bl	800764c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	490e      	ldr	r1, [pc, #56]	; (8006efc <MX_USB_DEVICE_Init+0x40>)
 8006ec4:	480e      	ldr	r0, [pc, #56]	; (8006f00 <MX_USB_DEVICE_Init+0x44>)
 8006ec6:	f7fe fead 	bl	8005c24 <USBD_Init>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d001      	beq.n	8006ed4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006ed0:	f7fa fd62 	bl	8001998 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8006ed4:	490b      	ldr	r1, [pc, #44]	; (8006f04 <MX_USB_DEVICE_Init+0x48>)
 8006ed6:	480a      	ldr	r0, [pc, #40]	; (8006f00 <MX_USB_DEVICE_Init+0x44>)
 8006ed8:	f7fe fed4 	bl	8005c84 <USBD_RegisterClass>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006ee2:	f7fa fd59 	bl	8001998 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006ee6:	4806      	ldr	r0, [pc, #24]	; (8006f00 <MX_USB_DEVICE_Init+0x44>)
 8006ee8:	f7fe fef3 	bl	8005cd2 <USBD_Start>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8006ef2:	f7fa fd51 	bl	8001998 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006ef6:	bf00      	nop
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	20000118 	.word	0x20000118
 8006f00:	200001f4 	.word	0x200001f4
 8006f04:	20000010 	.word	0x20000010

08006f08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	4603      	mov	r3, r0
 8006f10:	6039      	str	r1, [r7, #0]
 8006f12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2212      	movs	r2, #18
 8006f18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006f1a:	4b03      	ldr	r3, [pc, #12]	; (8006f28 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	20000134 	.word	0x20000134

08006f2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	4603      	mov	r3, r0
 8006f34:	6039      	str	r1, [r7, #0]
 8006f36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	2204      	movs	r2, #4
 8006f3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006f3e:	4b03      	ldr	r3, [pc, #12]	; (8006f4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	20000148 	.word	0x20000148

08006f50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	6039      	str	r1, [r7, #0]
 8006f5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006f5c:	79fb      	ldrb	r3, [r7, #7]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d105      	bne.n	8006f6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006f62:	683a      	ldr	r2, [r7, #0]
 8006f64:	4907      	ldr	r1, [pc, #28]	; (8006f84 <USBD_FS_ProductStrDescriptor+0x34>)
 8006f66:	4808      	ldr	r0, [pc, #32]	; (8006f88 <USBD_FS_ProductStrDescriptor+0x38>)
 8006f68:	f7ff fee5 	bl	8006d36 <USBD_GetString>
 8006f6c:	e004      	b.n	8006f78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	4904      	ldr	r1, [pc, #16]	; (8006f84 <USBD_FS_ProductStrDescriptor+0x34>)
 8006f72:	4805      	ldr	r0, [pc, #20]	; (8006f88 <USBD_FS_ProductStrDescriptor+0x38>)
 8006f74:	f7ff fedf 	bl	8006d36 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006f78:	4b02      	ldr	r3, [pc, #8]	; (8006f84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	200004c4 	.word	0x200004c4
 8006f88:	08007788 	.word	0x08007788

08006f8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	4603      	mov	r3, r0
 8006f94:	6039      	str	r1, [r7, #0]
 8006f96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	4904      	ldr	r1, [pc, #16]	; (8006fac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006f9c:	4804      	ldr	r0, [pc, #16]	; (8006fb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006f9e:	f7ff feca 	bl	8006d36 <USBD_GetString>
  return USBD_StrDesc;
 8006fa2:	4b02      	ldr	r3, [pc, #8]	; (8006fac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3708      	adds	r7, #8
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	200004c4 	.word	0x200004c4
 8006fb0:	080077a0 	.word	0x080077a0

08006fb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	4603      	mov	r3, r0
 8006fbc:	6039      	str	r1, [r7, #0]
 8006fbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	221a      	movs	r2, #26
 8006fc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006fc6:	f000 f843 	bl	8007050 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006fca:	4b02      	ldr	r3, [pc, #8]	; (8006fd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3708      	adds	r7, #8
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	2000014c 	.word	0x2000014c

08006fd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	6039      	str	r1, [r7, #0]
 8006fe2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006fe4:	79fb      	ldrb	r3, [r7, #7]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d105      	bne.n	8006ff6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	4907      	ldr	r1, [pc, #28]	; (800700c <USBD_FS_ConfigStrDescriptor+0x34>)
 8006fee:	4808      	ldr	r0, [pc, #32]	; (8007010 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006ff0:	f7ff fea1 	bl	8006d36 <USBD_GetString>
 8006ff4:	e004      	b.n	8007000 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006ff6:	683a      	ldr	r2, [r7, #0]
 8006ff8:	4904      	ldr	r1, [pc, #16]	; (800700c <USBD_FS_ConfigStrDescriptor+0x34>)
 8006ffa:	4805      	ldr	r0, [pc, #20]	; (8007010 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006ffc:	f7ff fe9b 	bl	8006d36 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007000:	4b02      	ldr	r3, [pc, #8]	; (800700c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007002:	4618      	mov	r0, r3
 8007004:	3708      	adds	r7, #8
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	200004c4 	.word	0x200004c4
 8007010:	080077b4 	.word	0x080077b4

08007014 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	6039      	str	r1, [r7, #0]
 800701e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d105      	bne.n	8007032 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007026:	683a      	ldr	r2, [r7, #0]
 8007028:	4907      	ldr	r1, [pc, #28]	; (8007048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800702a:	4808      	ldr	r0, [pc, #32]	; (800704c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800702c:	f7ff fe83 	bl	8006d36 <USBD_GetString>
 8007030:	e004      	b.n	800703c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	4904      	ldr	r1, [pc, #16]	; (8007048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007036:	4805      	ldr	r0, [pc, #20]	; (800704c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007038:	f7ff fe7d 	bl	8006d36 <USBD_GetString>
  }
  return USBD_StrDesc;
 800703c:	4b02      	ldr	r3, [pc, #8]	; (8007048 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800703e:	4618      	mov	r0, r3
 8007040:	3708      	adds	r7, #8
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	200004c4 	.word	0x200004c4
 800704c:	080077c0 	.word	0x080077c0

08007050 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007056:	4b0f      	ldr	r3, [pc, #60]	; (8007094 <Get_SerialNum+0x44>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800705c:	4b0e      	ldr	r3, [pc, #56]	; (8007098 <Get_SerialNum+0x48>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007062:	4b0e      	ldr	r3, [pc, #56]	; (800709c <Get_SerialNum+0x4c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4413      	add	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d009      	beq.n	800708a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007076:	2208      	movs	r2, #8
 8007078:	4909      	ldr	r1, [pc, #36]	; (80070a0 <Get_SerialNum+0x50>)
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f000 f814 	bl	80070a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007080:	2204      	movs	r2, #4
 8007082:	4908      	ldr	r1, [pc, #32]	; (80070a4 <Get_SerialNum+0x54>)
 8007084:	68b8      	ldr	r0, [r7, #8]
 8007086:	f000 f80f 	bl	80070a8 <IntToUnicode>
  }
}
 800708a:	bf00      	nop
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	1fff7a10 	.word	0x1fff7a10
 8007098:	1fff7a14 	.word	0x1fff7a14
 800709c:	1fff7a18 	.word	0x1fff7a18
 80070a0:	2000014e 	.word	0x2000014e
 80070a4:	2000015e 	.word	0x2000015e

080070a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	4613      	mov	r3, r2
 80070b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80070ba:	2300      	movs	r3, #0
 80070bc:	75fb      	strb	r3, [r7, #23]
 80070be:	e027      	b.n	8007110 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	0f1b      	lsrs	r3, r3, #28
 80070c4:	2b09      	cmp	r3, #9
 80070c6:	d80b      	bhi.n	80070e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	0f1b      	lsrs	r3, r3, #28
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	7dfb      	ldrb	r3, [r7, #23]
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	4619      	mov	r1, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	440b      	add	r3, r1
 80070d8:	3230      	adds	r2, #48	; 0x30
 80070da:	b2d2      	uxtb	r2, r2
 80070dc:	701a      	strb	r2, [r3, #0]
 80070de:	e00a      	b.n	80070f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	0f1b      	lsrs	r3, r3, #28
 80070e4:	b2da      	uxtb	r2, r3
 80070e6:	7dfb      	ldrb	r3, [r7, #23]
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	4619      	mov	r1, r3
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	440b      	add	r3, r1
 80070f0:	3237      	adds	r2, #55	; 0x37
 80070f2:	b2d2      	uxtb	r2, r2
 80070f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	011b      	lsls	r3, r3, #4
 80070fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80070fc:	7dfb      	ldrb	r3, [r7, #23]
 80070fe:	005b      	lsls	r3, r3, #1
 8007100:	3301      	adds	r3, #1
 8007102:	68ba      	ldr	r2, [r7, #8]
 8007104:	4413      	add	r3, r2
 8007106:	2200      	movs	r2, #0
 8007108:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800710a:	7dfb      	ldrb	r3, [r7, #23]
 800710c:	3301      	adds	r3, #1
 800710e:	75fb      	strb	r3, [r7, #23]
 8007110:	7dfa      	ldrb	r2, [r7, #23]
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	429a      	cmp	r2, r3
 8007116:	d3d3      	bcc.n	80070c0 <IntToUnicode+0x18>
  }
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	371c      	adds	r7, #28
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr
	...

08007128 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08a      	sub	sp, #40	; 0x28
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007130:	f107 0314 	add.w	r3, r7, #20
 8007134:	2200      	movs	r2, #0
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	605a      	str	r2, [r3, #4]
 800713a:	609a      	str	r2, [r3, #8]
 800713c:	60da      	str	r2, [r3, #12]
 800713e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007148:	d13a      	bne.n	80071c0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800714a:	2300      	movs	r3, #0
 800714c:	613b      	str	r3, [r7, #16]
 800714e:	4b1e      	ldr	r3, [pc, #120]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 8007150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007152:	4a1d      	ldr	r2, [pc, #116]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 8007154:	f043 0301 	orr.w	r3, r3, #1
 8007158:	6313      	str	r3, [r2, #48]	; 0x30
 800715a:	4b1b      	ldr	r3, [pc, #108]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 800715c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800715e:	f003 0301 	and.w	r3, r3, #1
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007166:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800716a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800716c:	2302      	movs	r3, #2
 800716e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007170:	2300      	movs	r3, #0
 8007172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007174:	2303      	movs	r3, #3
 8007176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007178:	230a      	movs	r3, #10
 800717a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800717c:	f107 0314 	add.w	r3, r7, #20
 8007180:	4619      	mov	r1, r3
 8007182:	4812      	ldr	r0, [pc, #72]	; (80071cc <HAL_PCD_MspInit+0xa4>)
 8007184:	f7fa fe9e 	bl	8001ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007188:	4b0f      	ldr	r3, [pc, #60]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 800718a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800718c:	4a0e      	ldr	r2, [pc, #56]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 800718e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007192:	6353      	str	r3, [r2, #52]	; 0x34
 8007194:	2300      	movs	r3, #0
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	4b0b      	ldr	r3, [pc, #44]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 800719a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800719c:	4a0a      	ldr	r2, [pc, #40]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 800719e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071a2:	6453      	str	r3, [r2, #68]	; 0x44
 80071a4:	4b08      	ldr	r3, [pc, #32]	; (80071c8 <HAL_PCD_MspInit+0xa0>)
 80071a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071ac:	60fb      	str	r3, [r7, #12]
 80071ae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80071b0:	2200      	movs	r2, #0
 80071b2:	2100      	movs	r1, #0
 80071b4:	2043      	movs	r0, #67	; 0x43
 80071b6:	f7fa fe4e 	bl	8001e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80071ba:	2043      	movs	r0, #67	; 0x43
 80071bc:	f7fa fe67 	bl	8001e8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80071c0:	bf00      	nop
 80071c2:	3728      	adds	r7, #40	; 0x28
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	40023800 	.word	0x40023800
 80071cc:	40020000 	.word	0x40020000

080071d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80071e4:	4619      	mov	r1, r3
 80071e6:	4610      	mov	r0, r2
 80071e8:	f7fe fdbe 	bl	8005d68 <USBD_LL_SetupStage>
}
 80071ec:	bf00      	nop
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	460b      	mov	r3, r1
 80071fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007206:	78fa      	ldrb	r2, [r7, #3]
 8007208:	6879      	ldr	r1, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	00db      	lsls	r3, r3, #3
 800720e:	1a9b      	subs	r3, r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	440b      	add	r3, r1
 8007214:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	78fb      	ldrb	r3, [r7, #3]
 800721c:	4619      	mov	r1, r3
 800721e:	f7fe fdf8 	bl	8005e12 <USBD_LL_DataOutStage>
}
 8007222:	bf00      	nop
 8007224:	3708      	adds	r7, #8
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b082      	sub	sp, #8
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
 8007232:	460b      	mov	r3, r1
 8007234:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800723c:	78fa      	ldrb	r2, [r7, #3]
 800723e:	6879      	ldr	r1, [r7, #4]
 8007240:	4613      	mov	r3, r2
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	1a9b      	subs	r3, r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	440b      	add	r3, r1
 800724a:	3348      	adds	r3, #72	; 0x48
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	78fb      	ldrb	r3, [r7, #3]
 8007250:	4619      	mov	r1, r3
 8007252:	f7fe fe41 	bl	8005ed8 <USBD_LL_DataInStage>
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b082      	sub	sp, #8
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800726c:	4618      	mov	r0, r3
 800726e:	f7fe ff55 	bl	800611c <USBD_LL_SOF>
}
 8007272:	bf00      	nop
 8007274:	3708      	adds	r7, #8
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b084      	sub	sp, #16
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007282:	2301      	movs	r3, #1
 8007284:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	2b02      	cmp	r3, #2
 800728c:	d001      	beq.n	8007292 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800728e:	f7fa fb83 	bl	8001998 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007298:	7bfa      	ldrb	r2, [r7, #15]
 800729a:	4611      	mov	r1, r2
 800729c:	4618      	mov	r0, r3
 800729e:	f7fe feff 	bl	80060a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7fe feab 	bl	8006004 <USBD_LL_Reset>
}
 80072ae:	bf00      	nop
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
	...

080072b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7fe fefa 	bl	80060c0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	6812      	ldr	r2, [r2, #0]
 80072da:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80072de:	f043 0301 	orr.w	r3, r3, #1
 80072e2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d005      	beq.n	80072f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80072ec:	4b04      	ldr	r3, [pc, #16]	; (8007300 <HAL_PCD_SuspendCallback+0x48>)
 80072ee:	691b      	ldr	r3, [r3, #16]
 80072f0:	4a03      	ldr	r2, [pc, #12]	; (8007300 <HAL_PCD_SuspendCallback+0x48>)
 80072f2:	f043 0306 	orr.w	r3, r3, #6
 80072f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80072f8:	bf00      	nop
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	e000ed00 	.word	0xe000ed00

08007304 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007312:	4618      	mov	r0, r3
 8007314:	f7fe feea 	bl	80060ec <USBD_LL_Resume>
}
 8007318:	bf00      	nop
 800731a:	3708      	adds	r7, #8
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	460b      	mov	r3, r1
 800732a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007332:	78fa      	ldrb	r2, [r7, #3]
 8007334:	4611      	mov	r1, r2
 8007336:	4618      	mov	r0, r3
 8007338:	f7fe ff38 	bl	80061ac <USBD_LL_IsoOUTIncomplete>
}
 800733c:	bf00      	nop
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007356:	78fa      	ldrb	r2, [r7, #3]
 8007358:	4611      	mov	r1, r2
 800735a:	4618      	mov	r0, r3
 800735c:	f7fe ff00 	bl	8006160 <USBD_LL_IsoINIncomplete>
}
 8007360:	bf00      	nop
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007376:	4618      	mov	r0, r3
 8007378:	f7fe ff3e 	bl	80061f8 <USBD_LL_DevConnected>
}
 800737c:	bf00      	nop
 800737e:	3708      	adds	r7, #8
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007392:	4618      	mov	r0, r3
 8007394:	f7fe ff3b 	bl	800620e <USBD_LL_DevDisconnected>
}
 8007398:	bf00      	nop
 800739a:	3708      	adds	r7, #8
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d13c      	bne.n	800742a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80073b0:	4a20      	ldr	r2, [pc, #128]	; (8007434 <USBD_LL_Init+0x94>)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a1e      	ldr	r2, [pc, #120]	; (8007434 <USBD_LL_Init+0x94>)
 80073bc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80073c0:	4b1c      	ldr	r3, [pc, #112]	; (8007434 <USBD_LL_Init+0x94>)
 80073c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80073c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80073c8:	4b1a      	ldr	r3, [pc, #104]	; (8007434 <USBD_LL_Init+0x94>)
 80073ca:	2204      	movs	r2, #4
 80073cc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80073ce:	4b19      	ldr	r3, [pc, #100]	; (8007434 <USBD_LL_Init+0x94>)
 80073d0:	2202      	movs	r2, #2
 80073d2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80073d4:	4b17      	ldr	r3, [pc, #92]	; (8007434 <USBD_LL_Init+0x94>)
 80073d6:	2200      	movs	r2, #0
 80073d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80073da:	4b16      	ldr	r3, [pc, #88]	; (8007434 <USBD_LL_Init+0x94>)
 80073dc:	2202      	movs	r2, #2
 80073de:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80073e0:	4b14      	ldr	r3, [pc, #80]	; (8007434 <USBD_LL_Init+0x94>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80073e6:	4b13      	ldr	r3, [pc, #76]	; (8007434 <USBD_LL_Init+0x94>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80073ec:	4b11      	ldr	r3, [pc, #68]	; (8007434 <USBD_LL_Init+0x94>)
 80073ee:	2200      	movs	r2, #0
 80073f0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80073f2:	4b10      	ldr	r3, [pc, #64]	; (8007434 <USBD_LL_Init+0x94>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80073f8:	4b0e      	ldr	r3, [pc, #56]	; (8007434 <USBD_LL_Init+0x94>)
 80073fa:	2200      	movs	r2, #0
 80073fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80073fe:	480d      	ldr	r0, [pc, #52]	; (8007434 <USBD_LL_Init+0x94>)
 8007400:	f7fa ff16 	bl	8002230 <HAL_PCD_Init>
 8007404:	4603      	mov	r3, r0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d001      	beq.n	800740e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800740a:	f7fa fac5 	bl	8001998 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800740e:	2180      	movs	r1, #128	; 0x80
 8007410:	4808      	ldr	r0, [pc, #32]	; (8007434 <USBD_LL_Init+0x94>)
 8007412:	f7fc f85c 	bl	80034ce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007416:	2240      	movs	r2, #64	; 0x40
 8007418:	2100      	movs	r1, #0
 800741a:	4806      	ldr	r0, [pc, #24]	; (8007434 <USBD_LL_Init+0x94>)
 800741c:	f7fc f810 	bl	8003440 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007420:	2280      	movs	r2, #128	; 0x80
 8007422:	2101      	movs	r1, #1
 8007424:	4803      	ldr	r0, [pc, #12]	; (8007434 <USBD_LL_Init+0x94>)
 8007426:	f7fc f80b 	bl	8003440 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3708      	adds	r7, #8
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	200006c4 	.word	0x200006c4

08007438 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800744e:	4618      	mov	r0, r3
 8007450:	f7fb f80b 	bl	800246a <HAL_PCD_Start>
 8007454:	4603      	mov	r3, r0
 8007456:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	4618      	mov	r0, r3
 800745c:	f000 f930 	bl	80076c0 <USBD_Get_USB_Status>
 8007460:	4603      	mov	r3, r0
 8007462:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007464:	7bbb      	ldrb	r3, [r7, #14]
}
 8007466:	4618      	mov	r0, r3
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
 8007476:	4608      	mov	r0, r1
 8007478:	4611      	mov	r1, r2
 800747a:	461a      	mov	r2, r3
 800747c:	4603      	mov	r3, r0
 800747e:	70fb      	strb	r3, [r7, #3]
 8007480:	460b      	mov	r3, r1
 8007482:	70bb      	strb	r3, [r7, #2]
 8007484:	4613      	mov	r3, r2
 8007486:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800748c:	2300      	movs	r3, #0
 800748e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007496:	78bb      	ldrb	r3, [r7, #2]
 8007498:	883a      	ldrh	r2, [r7, #0]
 800749a:	78f9      	ldrb	r1, [r7, #3]
 800749c:	f7fb fbef 	bl	8002c7e <HAL_PCD_EP_Open>
 80074a0:	4603      	mov	r3, r0
 80074a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80074a4:	7bfb      	ldrb	r3, [r7, #15]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 f90a 	bl	80076c0 <USBD_Get_USB_Status>
 80074ac:	4603      	mov	r3, r0
 80074ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}

080074ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80074ba:	b580      	push	{r7, lr}
 80074bc:	b084      	sub	sp, #16
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
 80074c2:	460b      	mov	r3, r1
 80074c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074ca:	2300      	movs	r3, #0
 80074cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80074d4:	78fa      	ldrb	r2, [r7, #3]
 80074d6:	4611      	mov	r1, r2
 80074d8:	4618      	mov	r0, r3
 80074da:	f7fb fc38 	bl	8002d4e <HAL_PCD_EP_Close>
 80074de:	4603      	mov	r3, r0
 80074e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 f8eb 	bl	80076c0 <USBD_Get_USB_Status>
 80074ea:	4603      	mov	r3, r0
 80074ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3710      	adds	r7, #16
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	460b      	mov	r3, r1
 8007502:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007512:	78fa      	ldrb	r2, [r7, #3]
 8007514:	4611      	mov	r1, r2
 8007516:	4618      	mov	r0, r3
 8007518:	f7fb fcf8 	bl	8002f0c <HAL_PCD_EP_SetStall>
 800751c:	4603      	mov	r3, r0
 800751e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007520:	7bfb      	ldrb	r3, [r7, #15]
 8007522:	4618      	mov	r0, r3
 8007524:	f000 f8cc 	bl	80076c0 <USBD_Get_USB_Status>
 8007528:	4603      	mov	r3, r0
 800752a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800752c:	7bbb      	ldrb	r3, [r7, #14]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	460b      	mov	r3, r1
 8007540:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007546:	2300      	movs	r3, #0
 8007548:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007550:	78fa      	ldrb	r2, [r7, #3]
 8007552:	4611      	mov	r1, r2
 8007554:	4618      	mov	r0, r3
 8007556:	f7fb fd3d 	bl	8002fd4 <HAL_PCD_EP_ClrStall>
 800755a:	4603      	mov	r3, r0
 800755c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800755e:	7bfb      	ldrb	r3, [r7, #15]
 8007560:	4618      	mov	r0, r3
 8007562:	f000 f8ad 	bl	80076c0 <USBD_Get_USB_Status>
 8007566:	4603      	mov	r3, r0
 8007568:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800756a:	7bbb      	ldrb	r3, [r7, #14]
}
 800756c:	4618      	mov	r0, r3
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	460b      	mov	r3, r1
 800757e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007586:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007588:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800758c:	2b00      	cmp	r3, #0
 800758e:	da0b      	bge.n	80075a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007590:	78fb      	ldrb	r3, [r7, #3]
 8007592:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007596:	68f9      	ldr	r1, [r7, #12]
 8007598:	4613      	mov	r3, r2
 800759a:	00db      	lsls	r3, r3, #3
 800759c:	1a9b      	subs	r3, r3, r2
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	440b      	add	r3, r1
 80075a2:	333e      	adds	r3, #62	; 0x3e
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	e00b      	b.n	80075c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80075a8:	78fb      	ldrb	r3, [r7, #3]
 80075aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80075ae:	68f9      	ldr	r1, [r7, #12]
 80075b0:	4613      	mov	r3, r2
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	1a9b      	subs	r3, r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	440b      	add	r3, r1
 80075ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80075be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3714      	adds	r7, #20
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	460b      	mov	r3, r1
 80075d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075d8:	2300      	movs	r3, #0
 80075da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075dc:	2300      	movs	r3, #0
 80075de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80075e6:	78fa      	ldrb	r2, [r7, #3]
 80075e8:	4611      	mov	r1, r2
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fb fb22 	bl	8002c34 <HAL_PCD_SetAddress>
 80075f0:	4603      	mov	r3, r0
 80075f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 f862 	bl	80076c0 <USBD_Get_USB_Status>
 80075fc:	4603      	mov	r3, r0
 80075fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007600:	7bbb      	ldrb	r3, [r7, #14]
}
 8007602:	4618      	mov	r0, r3
 8007604:	3710      	adds	r7, #16
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}

0800760a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b086      	sub	sp, #24
 800760e:	af00      	add	r7, sp, #0
 8007610:	60f8      	str	r0, [r7, #12]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	603b      	str	r3, [r7, #0]
 8007616:	460b      	mov	r3, r1
 8007618:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800761a:	2300      	movs	r3, #0
 800761c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800761e:	2300      	movs	r3, #0
 8007620:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007628:	7af9      	ldrb	r1, [r7, #11]
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	f7fb fc23 	bl	8002e78 <HAL_PCD_EP_Transmit>
 8007632:	4603      	mov	r3, r0
 8007634:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007636:	7dfb      	ldrb	r3, [r7, #23]
 8007638:	4618      	mov	r0, r3
 800763a:	f000 f841 	bl	80076c0 <USBD_Get_USB_Status>
 800763e:	4603      	mov	r3, r0
 8007640:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007642:	7dbb      	ldrb	r3, [r7, #22]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3718      	adds	r7, #24
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b086      	sub	sp, #24
 8007650:	af00      	add	r7, sp, #0
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	607a      	str	r2, [r7, #4]
 8007656:	603b      	str	r3, [r7, #0]
 8007658:	460b      	mov	r3, r1
 800765a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800765c:	2300      	movs	r3, #0
 800765e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007660:	2300      	movs	r3, #0
 8007662:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800766a:	7af9      	ldrb	r1, [r7, #11]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	687a      	ldr	r2, [r7, #4]
 8007670:	f7fb fbb7 	bl	8002de2 <HAL_PCD_EP_Receive>
 8007674:	4603      	mov	r3, r0
 8007676:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007678:	7dfb      	ldrb	r3, [r7, #23]
 800767a:	4618      	mov	r0, r3
 800767c:	f000 f820 	bl	80076c0 <USBD_Get_USB_Status>
 8007680:	4603      	mov	r3, r0
 8007682:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007684:	7dbb      	ldrb	r3, [r7, #22]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
	...

08007690 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007698:	4b03      	ldr	r3, [pc, #12]	; (80076a8 <USBD_static_malloc+0x18>)
}
 800769a:	4618      	mov	r0, r3
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	20000194 	.word	0x20000194

080076ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]

}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	4603      	mov	r3, r0
 80076c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076ca:	2300      	movs	r3, #0
 80076cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80076ce:	79fb      	ldrb	r3, [r7, #7]
 80076d0:	2b03      	cmp	r3, #3
 80076d2:	d817      	bhi.n	8007704 <USBD_Get_USB_Status+0x44>
 80076d4:	a201      	add	r2, pc, #4	; (adr r2, 80076dc <USBD_Get_USB_Status+0x1c>)
 80076d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076da:	bf00      	nop
 80076dc:	080076ed 	.word	0x080076ed
 80076e0:	080076f3 	.word	0x080076f3
 80076e4:	080076f9 	.word	0x080076f9
 80076e8:	080076ff 	.word	0x080076ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80076ec:	2300      	movs	r3, #0
 80076ee:	73fb      	strb	r3, [r7, #15]
    break;
 80076f0:	e00b      	b.n	800770a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076f2:	2303      	movs	r3, #3
 80076f4:	73fb      	strb	r3, [r7, #15]
    break;
 80076f6:	e008      	b.n	800770a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076f8:	2301      	movs	r3, #1
 80076fa:	73fb      	strb	r3, [r7, #15]
    break;
 80076fc:	e005      	b.n	800770a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076fe:	2303      	movs	r3, #3
 8007700:	73fb      	strb	r3, [r7, #15]
    break;
 8007702:	e002      	b.n	800770a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007704:	2303      	movs	r3, #3
 8007706:	73fb      	strb	r3, [r7, #15]
    break;
 8007708:	bf00      	nop
  }
  return usb_status;
 800770a:	7bfb      	ldrb	r3, [r7, #15]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <__libc_init_array>:
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	4d0d      	ldr	r5, [pc, #52]	; (8007750 <__libc_init_array+0x38>)
 800771c:	4c0d      	ldr	r4, [pc, #52]	; (8007754 <__libc_init_array+0x3c>)
 800771e:	1b64      	subs	r4, r4, r5
 8007720:	10a4      	asrs	r4, r4, #2
 8007722:	2600      	movs	r6, #0
 8007724:	42a6      	cmp	r6, r4
 8007726:	d109      	bne.n	800773c <__libc_init_array+0x24>
 8007728:	4d0b      	ldr	r5, [pc, #44]	; (8007758 <__libc_init_array+0x40>)
 800772a:	4c0c      	ldr	r4, [pc, #48]	; (800775c <__libc_init_array+0x44>)
 800772c:	f000 f820 	bl	8007770 <_init>
 8007730:	1b64      	subs	r4, r4, r5
 8007732:	10a4      	asrs	r4, r4, #2
 8007734:	2600      	movs	r6, #0
 8007736:	42a6      	cmp	r6, r4
 8007738:	d105      	bne.n	8007746 <__libc_init_array+0x2e>
 800773a:	bd70      	pop	{r4, r5, r6, pc}
 800773c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007740:	4798      	blx	r3
 8007742:	3601      	adds	r6, #1
 8007744:	e7ee      	b.n	8007724 <__libc_init_array+0xc>
 8007746:	f855 3b04 	ldr.w	r3, [r5], #4
 800774a:	4798      	blx	r3
 800774c:	3601      	adds	r6, #1
 800774e:	e7f2      	b.n	8007736 <__libc_init_array+0x1e>
 8007750:	080077f0 	.word	0x080077f0
 8007754:	080077f0 	.word	0x080077f0
 8007758:	080077f0 	.word	0x080077f0
 800775c:	080077f4 	.word	0x080077f4

08007760 <memset>:
 8007760:	4402      	add	r2, r0
 8007762:	4603      	mov	r3, r0
 8007764:	4293      	cmp	r3, r2
 8007766:	d100      	bne.n	800776a <memset+0xa>
 8007768:	4770      	bx	lr
 800776a:	f803 1b01 	strb.w	r1, [r3], #1
 800776e:	e7f9      	b.n	8007764 <memset+0x4>

08007770 <_init>:
 8007770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007772:	bf00      	nop
 8007774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007776:	bc08      	pop	{r3}
 8007778:	469e      	mov	lr, r3
 800777a:	4770      	bx	lr

0800777c <_fini>:
 800777c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777e:	bf00      	nop
 8007780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007782:	bc08      	pop	{r3}
 8007784:	469e      	mov	lr, r3
 8007786:	4770      	bx	lr
