INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/Posit/Posit.srcs/sources_1/new/convertBF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convertBF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/Posit/Posit.srcs/sim_1/new/tb_convertBF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_convertBF
