library ieee;
use ieee.std_logic_1164.all;

entity random_onehot_generator is
	port(
		clk: in std_logic;
		rst: in std_logic;
		random_number: out std_logic_vector(7 downto 0)
	);
end entity;

architecture a_random_onehot_generator of random_onehot_generator is

	signal count: std_logic_vector(7 downto 0);
	signal feedback: std_logic;
	
begin
	
	process (clk, rst) begin
		if (rst = '0') then
			count <= "01010101";
		elsif (rising_edge(clk)) then
			feedback <= count(7);
			count <= count(6) & 
						count(5) & 
						count(4) &
						(count(2) xor feedback) & 
						(count(1) xor feedback) & 
						(count(0) xor feedback) &
						count(0) &
						feedback;
		end if;
	end process;

	random_number <= count;

end architecture;