#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 12 16:00:43 2024
# Process ID: 8081
# Current directory: /home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/vivado.log
# Journal file: /home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/vivado.jou
# Running On        :eecs-digital-28
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :3438.349 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40862 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
fifo blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo'...
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/fifo.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top fifo -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8101
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2242.074 ; gain = 412.715 ; free physical = 27386 ; free virtual = 37504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/synth/fifo.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 37 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 37 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 61 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 60 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_10' declared at '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38305' bound to instance 'U0' of component 'fifo_generator_v13_2_10' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/synth/fifo.vhd:542]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/synth/fifo.vhd:72]
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[5] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_BUSY in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_WR_EN in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[5] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[5] in module rd_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.551 ; gain = 710.191 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.551 ; gain = 710.191 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.551 ; gain = 710.191 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2539.551 ; gain = 0.000 ; free physical = 27071 ; free virtual = 37191
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27071 ; free virtual = 37190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27071 ; free virtual = 37190
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                6 Bit    Registers := 13    
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    16|
|3     |LUT3     |     4|
|4     |LUT4     |    14|
|5     |LUT5     |     4|
|6     |LUT6     |     8|
|7     |RAMB36E1 |     1|
|8     |FDRE     |    82|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 452 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2619.590 ; gain = 710.191 ; free physical = 27071 ; free virtual = 37191
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2619.590 ; gain = 790.230 ; free physical = 27071 ; free virtual = 37191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27071 ; free virtual = 37191
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27367 ; free virtual = 37488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 396ad9f3
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2619.590 ; gain = 1122.230 ; free physical = 27367 ; free virtual = 37488
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2344.263; main = 2060.449; forked = 444.992
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3621.074; main = 2587.578; forked = 1033.496
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27367 ; free virtual = 37488
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2619.590 ; gain = 1122.230 ; free physical = 27368 ; free virtual = 37487
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2344.263; main = 2062.180; forked = 444.992
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3621.074; main = 2603.586; forked = 1033.496
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27093 ; free virtual = 37213
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'count_out' is used before its declaration [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:239]
WARNING: [Synth 8-6901] identifier 'count_out' is used before its declaration [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:240]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/line_buffer.sv:12]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:8]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:41]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:41]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:47]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:47]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:47]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/.Xil/Vivado-8081-eecs-digital-28/realtime/fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/.Xil/Vivado-8081-eecs-digital-28/realtime/fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blur_filter' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/blur_filter.sv:3]
	Parameter HRES bound to: 1280 - type: integer 
	Parameter VRES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/line_buffer.sv:3]
	Parameter HRES bound to: 1280 - type: integer 
	Parameter VRES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 1280 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/line_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gaussian_blur' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_blur' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'blur_filter' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/blur_filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/rgb_to_ycrcb.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/rgb_to_ycrcb.sv:59]
WARNING: [Synth 8-689] width (5) of port connection 'r_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:172]
WARNING: [Synth 8-689] width (6) of port connection 'g_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:173]
WARNING: [Synth 8-689] width (5) of port connection 'b_in' does not match port width (10) of module 'rgb_to_ycrcb' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:174]
WARNING: [Synth 8-689] width (31) of port connection 'din' does not match port width (37) of module 'fifo' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:195]
WARNING: [Synth 8-689] width (31) of port connection 'dout' does not match port width (37) of module 'fifo' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:200]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/evt_counter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'spi_send_con' [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/spi_send_con.sv:3]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter LINES bound to: 6 - type: integer 
	Parameter DATA_CLK_PERIOD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_send_con' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/spi_send_con.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element last_sampled_vs_reg was removed.  [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/pixel_reconstruct.sv:51]
WARNING: [Synth 8-6014] Unused sequential element cache_reg[8] was removed.  [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:53]
WARNING: [Synth 8-6014] Unused sequential element cache_reg[7] was removed.  [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:53]
WARNING: [Synth 8-6014] Unused sequential element cache_reg[6] was removed.  [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/gaussian_blur.sv:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/rgb_to_ycrcb.sv:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/rgb_to_ycrcb.sv:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'y1_reg' and it is trimmed from '22' to '20' bits. [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/hdl/rgb_to_ycrcb.sv:92]
WARNING: [Synth 8-7129] Port i2c_scl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_sda in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37214
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37214
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo_2'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo/fifo_in_context.xdc] for cell 'cdc_fifo_2'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27095 ; free virtual = 37215
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27095 ; free virtual = 37215
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'cdc_fifo' at clock pin 'wr_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cdc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cdc_fifo_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37215
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   21 Bit       Adders := 3     
	   4 Input   20 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 21    
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---RAMs : 
	              20K Bit	(1280 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rgbtoycrcb_m/yb_reg, operation Mode is: ((A:0x74)*B)'.
DSP Report: register rgbtoycrcb_m/yb_reg is absorbed into DSP rgbtoycrcb_m/yb_reg.
DSP Report: operator rgbtoycrcb_m/yb0 is absorbed into DSP rgbtoycrcb_m/yb_reg.
DSP Report: Generating DSP rgbtoycrcb_m/y10, operation Mode is: PCIN+((A:0x132)*B)'.
DSP Report: register rgbtoycrcb_m/yr_reg is absorbed into DSP rgbtoycrcb_m/y10.
DSP Report: operator rgbtoycrcb_m/yr0 is absorbed into DSP rgbtoycrcb_m/y10.
DSP Report: operator rgbtoycrcb_m/y10 is absorbed into DSP rgbtoycrcb_m/y10.
DSP Report: Generating DSP rgbtoycrcb_m/y1_reg, operation Mode is: (PCIN+((A:0x259)*B)')'.
DSP Report: register rgbtoycrcb_m/y1_reg is absorbed into DSP rgbtoycrcb_m/y1_reg.
DSP Report: register rgbtoycrcb_m/yg_reg is absorbed into DSP rgbtoycrcb_m/y1_reg.
DSP Report: operator rgbtoycrcb_m/y10 is absorbed into DSP rgbtoycrcb_m/y1_reg.
DSP Report: operator rgbtoycrcb_m/yg0 is absorbed into DSP rgbtoycrcb_m/y1_reg.
WARNING: [Synth 8-7129] Port i2c_scl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_sda in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
CRITICAL WARNING: [Synth 8-5796] RAM (m_lbuffi_1) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element blur/m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (m_lbuffi_2) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element blur/m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (m_lbuffi_3) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element blur/m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-5796] RAM (m_lbuffi_4) has conflicting writes using multiple ports with same address
WARNING: [Synth 8-6014] Unused sequential element blur/m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27096 ; free virtual = 37223
---------------------------------------------------------------------------------
 Sort Area is  rgbtoycrcb_m/yb_reg_0 : 0 0 : 99 443 : Used 1 time 0
 Sort Area is  rgbtoycrcb_m/yb_reg_0 : 0 1 : 143 443 : Used 1 time 0
 Sort Area is  rgbtoycrcb_m/yb_reg_0 : 0 2 : 201 443 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | blur/m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | ((A:0x74)*B)'          | 5      | 7      | -      | -      | 12     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | PCIN+((A:0x132)*B)'    | 9      | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+((A:0x259)*B)')' | 10     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | blur/m_lbuff/genblk1[0].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[1].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[2].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|top_level   | blur/m_lbuff/genblk1[3].line_buffer_ram/BRAM_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27094 ; free virtual = 37221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb_to_ycrcb | (A'*B)'         | 5      | 7      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb | PCIN+(A*B')'    | 9      | 5      | -      | -      | 15     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|rgb_to_ycrcb | (PCIN+(A*B')')' | 10     | 6      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 1    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo          |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |fifo       |     2|
|3     |BUFG       |     8|
|4     |CARRY4     |    30|
|5     |DSP48E1    |     3|
|8     |LUT1       |     7|
|9     |LUT2       |    36|
|10    |LUT3       |   141|
|11    |LUT4       |    65|
|12    |LUT5       |    25|
|13    |LUT6       |    69|
|14    |MMCME2_ADV |     1|
|15    |PLLE2_ADV  |     1|
|16    |RAMB36E1   |     4|
|17    |FDRE       |   546|
|18    |FDSE       |    11|
|19    |IBUF       |    14|
|20    |OBUF       |     9|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27099 ; free virtual = 37226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27097 ; free virtual = 37224
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27097 ; free virtual = 37224
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.dcp' for cell 'cdc_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2619.590 ; gain = 0.000 ; free physical = 27365 ; free virtual = 37492
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo/U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo_2/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.xdc] for cell 'cdc_fifo_2/U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Illegal DRIVE value '24' for standard 'LVCMOS33'.  4, 8, 12, 16 [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc:125]
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo.dcp'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo/U0'
Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo_2/U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/ip/fifo/ip/fifo/fifo_clocks.xdc] for cell 'cdc_fifo_2/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.480 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37411
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 76f101b8
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 40 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2742.480 ; gain = 122.891 ; free physical = 27283 ; free virtual = 37411
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2363.002; main = 2164.484; forked = 447.470
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3639.516; main = 2742.484; forked = 1035.930
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37411
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37410
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37410
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37410
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37410
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2753.453 ; gain = 2.969 ; free physical = 27262 ; free virtual = 37390

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1dba574ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.453 ; gain = 0.000 ; free physical = 27262 ; free virtual = 37390

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1dba574ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27207 ; free virtual = 37335

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1dba574ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27207 ; free virtual = 37335
Phase 1 Initialization | Checksum: 1dba574ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27207 ; free virtual = 37335

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1dba574ce

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27207 ; free virtual = 37335

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1dba574ce

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337
Phase 2 Timer Update And Timing Data Collection | Checksum: 1dba574ce

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 218f3086b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337
Retarget | Checksum: 218f3086b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a6acf8a9

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337
Constant propagation | Checksum: 2a6acf8a9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2a429d7ff

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337
Sweep | Checksum: 2a429d7ff
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2a429d7ff

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
BUFG optimization | Checksum: 2a429d7ff
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a429d7ff

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
Shift Register Optimization | Checksum: 2a429d7ff
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2a429d7ff

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
Post Processing Netlist | Checksum: 2a429d7ff
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25df8b8b7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25df8b8b7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
Phase 9 Finalization | Checksum: 25df8b8b7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               4  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25df8b8b7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2794.266 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37337

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 12
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 2796a12d4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27209 ; free virtual = 37337
Ending Power Optimization Task | Checksum: 2796a12d4

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2897.363 ; gain = 103.098 ; free physical = 27209 ; free virtual = 37337

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1938ff27e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37338
Ending Final Cleanup Task | Checksum: 1938ff27e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37338

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37338
Ending Netlist Obfuscation Task | Checksum: 1938ff27e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27210 ; free virtual = 37338
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17be12b1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184fa115a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23dbdc371

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23dbdc371

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339
Phase 1 Placer Initialization | Checksum: 23dbdc371

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 257521832

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23adf2c34

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23adf2c34

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27211 ; free virtual = 37339

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 152c04b5b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 45 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 0 LUT, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             22  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             22  |                    22  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 24894a89c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Phase 2.4 Global Placement Core | Checksum: 1f9cc497f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Phase 2 Global Placement | Checksum: 1f9cc497f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2cd218b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187bfe6d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14089efc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1be587c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e4b9ba03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 191df0340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1790a8c11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a92dcc7e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a554e07b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344
Phase 3 Detail Placement | Checksum: 1a554e07b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 32c75b977

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.129 | TNS=-419.956 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dbccd29f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 259591acc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344
Phase 4.1.1.1 BUFG Insertion | Checksum: 32c75b977

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27216 ; free virtual = 37344

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.945. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1dfed40ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Phase 4.1 Post Commit Optimization | Checksum: 1dfed40ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dfed40ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dfed40ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Phase 4.3 Placer Reporting | Checksum: 1dfed40ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19070c681

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
Ending Placer Task | Checksum: 14924aa28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27218 ; free virtual = 37346
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.01s |  WALL: 0.00s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.558 |
Phase 1 Physical Synthesis Initialization | Checksum: 14b3cf79e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.558 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14b3cf79e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.558 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[0][5].  Re-placed instance pixels_to_send_reg[0][5]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[0][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.369 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[1][2].  Re-placed instance pixels_to_send_reg[1][2]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[1][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.315 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[1][8].  Re-placed instance pixels_to_send_reg[1][8]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[1][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.261 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg_n_0_[1][9].  Re-placed instance pixels_to_send_reg[1][9]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg_n_0_[1][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.207 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[2][2].  Re-placed instance pixels_to_send_reg[2][2]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[2][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.153 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[2][8].  Re-placed instance pixels_to_send_reg[2][8]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[2][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.099 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg_n_0_[2][9].  Re-placed instance pixels_to_send_reg[2][9]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg_n_0_[2][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.945 | TNS=-413.045 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[3][8].  Re-placed instance pixels_to_send_reg[3][8]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[3][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.991 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[0][2].  Re-placed instance pixels_to_send_reg[0][2]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[0][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.425 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[0][4].  Re-placed instance pixels_to_send_reg[0][4]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[0][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.295 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg_n_0_[0][9].  Re-placed instance pixels_to_send_reg[0][9]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg_n_0_[0][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.244 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[1][5].  Re-placed instance pixels_to_send_reg[1][5]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[1][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.226 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[2][5].  Re-placed instance pixels_to_send_reg[2][5]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[2][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.208 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[3][2].  Re-placed instance pixels_to_send_reg[3][2]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[3][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.190 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg[3][5].  Re-placed instance pixels_to_send_reg[3][5]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg[3][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.939 | TNS=-412.172 |
INFO: [Physopt 32-663] Processed net pixels_to_send_reg_n_0_[3][9].  Re-placed instance pixels_to_send_reg[3][9]
INFO: [Physopt 32-735] Processed net pixels_to_send_reg_n_0_[3][9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.927 | TNS=-412.154 |
INFO: [Physopt 32-702] Processed net pixels_to_send_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net should_pack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.834 | TNS=-408.434 |
INFO: [Physopt 32-702] Processed net should_pack. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.834 | TNS=-408.434 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
Phase 3 Critical Path Optimization | Checksum: 173779fb2

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.834 | TNS=-408.434 |
INFO: [Physopt 32-702] Processed net pixels_to_send_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net should_pack. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pixels_to_send_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net should_pack. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dout[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.834 | TNS=-408.434 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
Phase 4 Critical Path Optimization | Checksum: 173779fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.834 | TNS=-408.434 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.111  |          5.124  |            0  |              0  |                    17  |           0  |           2  |  00:00:01  |
|  Total          |          0.111  |          5.124  |            0  |              0  |                    17  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
Ending Physical Synthesis Task | Checksum: 26a04c4cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37349
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27221 ; free virtual = 37350
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c2481f42 ConstDB: 0 ShapeSum: e57caaf3 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 5737eb0a | NumContArr: 6bb99a7b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 248437abf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37337

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 248437abf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37337

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 248437abf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37337
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 302a043f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37337
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.730 | TNS=-402.636| WHS=-0.421 | THS=-42.647|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 235052ad6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37337
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.730 | TNS=-402.527| WHS=-0.421 | THS=-12.796|

Phase 2.4 Update Timing for Bus Skew | Checksum: 29ba80f8a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1191
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1191
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22b0dd706

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22b0dd706

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22f2f18b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
Phase 4 Initial Routing | Checksum: 22f2f18b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
INFO: [Route 35-580] Design has 63 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                     |
+====================+===================+=========================================+
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | packet_ready_counter/count_out_reg[1]/D |
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | packet_ready_counter/count_out_reg[0]/D |
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | packet_ready_counter/hit_max_reg/D      |
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | pixels_to_send_reg[2][3]/CE             |
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | pixels_to_send_reg[2][4]/CE             |
+--------------------+-------------------+-----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.184 | TNS=-417.552| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 379fa773f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.847 | TNS=-456.183| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1ab67bb27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
Phase 5 Rip-up And Reroute | Checksum: 1ab67bb27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24f0a9c75

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.184 | TNS=-417.552| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1ac4822de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ac4822de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
Phase 6 Delay and Skew Optimization | Checksum: 1ac4822de

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.184 | TNS=-417.552| WHS=0.007  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
Phase 7 Post Hold Fix | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.184 | TNS=-417.552| WHS=0.007  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.295224 %
  Global Horizontal Routing Utilization  = 0.280973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 183374917

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2316a45bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27208 ; free virtual = 37340
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.994. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 19631f8ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
Phase 12 Incr Placement Change | Checksum: 19631f8ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 13 Build RT Design
Checksum: PlaceDB: 5e446204 ConstDB: 0 ShapeSum: 77c20d84 RouteDB: c02b8965
Post Restoration Checksum: NetGraph: ac29e60f | NumContArr: 2e8e984a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2600a7393

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2600a7393

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2fef8300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 328f0a7ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.961 | TNS=-413.583| WHS=-0.421 | THS=-41.421|


Phase 14.4 Update Timing for Bus Skew

Phase 14.4.1 Update Timing
Phase 14.4.1 Update Timing | Checksum: 31a084fd3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.961 | TNS=-413.445| WHS=-0.068 | THS=-0.482 |

Phase 14.4 Update Timing for Bus Skew | Checksum: 2c5663e1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.256159 %
  Global Horizontal Routing Utilization  = 0.244664 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 122
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 102
  Number of Partially Routed Nets     = 20
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 2fba9bea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 2fba9bea8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 293871ae4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
Phase 16 Initial Routing | Checksum: 293871ae4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================+
| Launch Setup Clock | Launch Hold Clock | Pin                        |
+====================+===================+============================+
| clk_pixel_cw_hdmi  | clk_pixel_cw_hdmi | pixels_to_send_reg[0][7]/D |
+--------------------+-------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.031 | TNS=-418.413| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 1f6bbd869

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.363 ; gain = 0.000 ; free physical = 27222 ; free virtual = 37354

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.519 | TNS=-438.966| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 23e80535e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26762 ; free virtual = 36895
Phase 17 Rip-up And Reroute | Checksum: 23e80535e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26762 ; free virtual = 36895

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 2da1aed4f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.031 | TNS=-418.413| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 24c3d8640

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 24c3d8640

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
Phase 18 Delay and Skew Optimization | Checksum: 24c3d8640

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.020 | TNS=-418.510| WHS=0.010  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
Phase 19 Post Hold Fix | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.020 | TNS=-418.510| WHS=0.010  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.294347 %
  Global Horizontal Routing Utilization  = 0.279802 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1f42b7381

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1b2cec8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 1b2cec8ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.018 | TNS=-418.333| WHS=0.011  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 1d85203ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 17.61 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1577df39a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1577df39a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3267.430 ; gain = 370.066 ; free physical = 26763 ; free virtual = 36896
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36896
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26763 ; free virtual = 36897
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/5cf97074b0dd4589b3d73b66a3d7928c/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 2 net(s) have no routable loads. The problem bus(es) and/or net(s) are cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (cdc_fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13506208 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3267.430 ; gain = 0.000 ; free physical = 26757 ; free virtual = 36891
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 16:02:10 2024...
