
*** Running vivado
    with args -log fmchc_python1300c_v_rgb2ycrcb_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_v_rgb2ycrcb_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fmchc_python1300c_v_rgb2ycrcb_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 347.656 ; gain = 136.410
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_v_rgb2ycrcb_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_rgb2ycrcb_0_0/synth/fmchc_python1300c_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_v_rgb2ycrcb_0_0' (21#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_v_rgb2ycrcb_0_0/synth/fmchc_python1300c_v_rgb2ycrcb_0_0.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 389.637 ; gain = 178.391
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 389.637 ; gain = 178.391
INFO: [Device 21-403] Loading part xc7z030sbg485-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 726.723 ; gain = 0.051
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 726.723 ; gain = 515.477
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 726.723 ; gain = 515.477
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 726.723 ; gain = 515.477
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 726.723 ; gain = 515.477
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:29 . Memory (MB): peak = 726.723 ; gain = 515.477
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                               | Inference      | Size (Depth x Width) | Primitives   | 
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|v_rgb2ycrcb | rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg | User Attribute | 16 x 26              | RAM32M x 5   | 
|v_rgb2ycrcb | rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg     | User Attribute | 16 x 26              | RAM32M x 5   | 
+------------+------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 9      | 26     | -      | 26     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 11     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)'+CarryIn)' | 17     | 11     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|v_rgb2ycrcb | (A*B)'                | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:55 . Memory (MB): peak = 726.723 ; gain = 515.477
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:56 . Memory (MB): peak = 751.387 ; gain = 540.141
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:57 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:58 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:58 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:59 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:59 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:59 . Memory (MB): peak = 760.309 ; gain = 549.063
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:59 . Memory (MB): peak = 760.309 ; gain = 549.063

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    72|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    83|
|5     |LUT2      |   134|
|6     |LUT3      |    59|
|7     |LUT4      |   157|
|8     |LUT5      |    17|
|9     |LUT6      |    62|
|10    |RAM32M    |    10|
|11    |SRL16E    |    34|
|12    |FDRE      |   326|
|13    |FDSE      |     9|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:59 . Memory (MB): peak = 760.309 ; gain = 549.063
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:55 . Memory (MB): peak = 760.309 ; gain = 491.230
