module design_p_and_g (output [31:0] G1, output [7:0] G2, input [31:0] A, B);



endmodule
