set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LCD_Simples.vo LCD_Simples_v.sdo}}
	{{"Fast Model"} {LCD_Simples_fast.vo LCD_Simples_v_fast.sdo}}
}
