5 e 181 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd longint1.vcd -o longint1.cdd -v longint1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" longint1.v 1 16 1
2 1 3 150015 1 0 1004 0 0 32 48 0 0
2 2 3 110011 0 1 1410 0 0 64 33 a
2 3 3 110015 1 48 16 1 2
2 4 4 150015 1 0 1004 0 0 32 48 0 0
2 5 4 110011 0 1 1410 0 0 64 33 b
2 6 4 110015 1 48 16 4 5
2 7 5 150015 1 0 1004 0 0 32 48 0 0
2 8 5 110011 0 1 1410 0 0 64 1 c
2 9 5 110015 1 48 16 7 8
1 a 3 870011 1 0 63 0 64 49 0 ffffffffffffffff 0 0 0
1 b 4 870011 1 0 63 0 64 49 0 ffffffffffffffff 0 0 0
1 c 5 870011 1 0 63 0 64 17 0 ffffffffffffffff 0 0 0
4 3 7 0 0
4 6 7 0 0
4 9 7 0 0
3 1 main.$u0 "main.$u0" longint1.v 0 14 1
