
*** Running vivado
    with args -log CoreSight_L2_Decoder_lee.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CoreSight_L2_Decoder_lee.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source CoreSight_L2_Decoder_lee.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/utils_1/imports/synth_1/CoreSight_Decode_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/utils_1/imports/synth_1/CoreSight_Decode_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CoreSight_L2_Decoder_lee -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
WARNING: [Vivado_Tcl 4-1101] Global synthesis options have changed for the design, incremental synthesis will not be run
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4196
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3028.984 ; gain = 150.793 ; free physical = 1037 ; free virtual = 18037
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CoreSight_L2_Decoder_lee' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:23]
INFO: [Synth 8-6157] synthesizing module 'PreProcess' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1058]
INFO: [Synth 8-6157] synthesizing module 'Index_Formmatter' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1128]
INFO: [Synth 8-6155] done synthesizing module 'Index_Formmatter' (1#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1128]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-605] same-named implicit nets 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-556] previous implicit net 'b0' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-689] width (16) of port connection 'count' does not match port width (15) of module 'Index_Formmatter' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[14] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[13] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[12] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[11] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[10] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[9] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[8] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[7] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[6] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[5] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[4] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[3] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[2] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[1] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-6014] Unused sequential element R_tmp_reg[0] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1099]
WARNING: [Synth 8-3848] Net genblk1[0].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[1].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[2].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[3].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[4].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[5].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[6].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[7].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[8].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[9].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[10].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[11].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[12].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[13].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
WARNING: [Synth 8-3848] Net genblk1[14].b0 in module/entity PreProcess does not have driver. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'PreProcess' (2#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:1058]
INFO: [Synth 8-6157] synthesizing module 'Collection' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:822]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:853]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:944]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:945]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:950]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:951]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:950]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:951]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:956]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:957]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:956]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:957]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:956]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:957]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:962]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:963]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:962]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:963]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:962]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:963]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:962]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:963]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:968]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:969]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:968]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:969]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:968]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:969]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:968]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:969]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:968]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:969]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:974]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:975]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:980]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:981]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:986]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:987]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:992]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:993]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:998]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:999]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:998]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:999]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:998]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:999]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:998]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:999]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:998]
WARNING: [Synth 8-6090] variable 'tmp_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:999]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:938]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_reg[31] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:859]
WARNING: [Synth 8-6014] Unused sequential element cf_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:928]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:929]
INFO: [Synth 8-6155] done synthesizing module 'Collection' (3#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:822]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:728]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:762]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:750]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (4#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:728]
WARNING: [Synth 8-689] width (1) of port connection 'F_o_data' does not match port width (128) of module 'FIFO' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:59]
INFO: [Synth 8-6157] synthesizing module 'ControlCore' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:66]
INFO: [Synth 8-6157] synthesizing module 'ControlSwitch' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:561]
INFO: [Synth 8-6155] done synthesizing module 'ControlSwitch' (5#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:561]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:482]
WARNING: [Synth 8-324] index 129 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 130 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 131 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 132 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 133 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 134 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 135 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 136 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 137 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 138 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 139 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 140 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 141 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 142 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 143 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 144 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 145 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 146 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 147 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 148 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 149 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 150 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 151 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 152 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 153 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 154 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 155 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 156 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 157 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 158 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 159 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 160 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 161 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 162 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 163 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 164 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 165 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 166 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 167 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 168 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 169 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 170 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 171 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 172 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 173 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 174 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 175 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 176 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 177 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 178 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 179 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 180 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 181 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 182 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 183 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 184 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 185 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 186 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 187 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 188 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 189 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 190 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 191 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 192 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 193 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 194 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 195 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 196 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 197 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 198 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 199 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 200 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 201 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 202 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 203 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 204 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 205 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 206 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 207 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 208 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 209 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 210 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 211 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 212 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 213 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 214 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 215 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 216 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 217 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 218 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 219 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 220 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 221 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 222 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 223 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 224 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 225 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 226 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 227 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
WARNING: [Synth 8-324] index 228 out of range [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:492]
INFO: [Common 17-14] Message 'Synth 8-324' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:416]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:229]
WARNING: [Synth 8-6014] Unused sequential element cc_enable_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:281]
WARNING: [Synth 8-6014] Unused sequential element cond_enabled_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:282]
WARNING: [Synth 8-6014] Unused sequential element p0_load_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:283]
WARNING: [Synth 8-6014] Unused sequential element p0_store_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:284]
WARNING: [Synth 8-6014] Unused sequential element cc_threshold_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:317]
WARNING: [Synth 8-6014] Unused sequential element ex_level_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:341]
WARNING: [Synth 8-6014] Unused sequential element sixty_four_bit_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:342]
WARNING: [Synth 8-6014] Unused sequential element security_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:343]
WARNING: [Synth 8-6014] Unused sequential element vmid_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:357]
WARNING: [Synth 8-6014] Unused sequential element context_id_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:366]
WARNING: [Synth 8-6014] Unused sequential element EE_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:395]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:396]
WARNING: [Synth 8-6014] Unused sequential element exception_type_reg was removed.  [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:397]
INFO: [Synth 8-6155] done synthesizing module 'ControlCore' (6#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CoreSight_L2_Decoder_lee' (7#1) [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:23]
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3220.953 ; gain = 342.762 ; free physical = 1703 ; free virtual = 18705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3235.797 ; gain = 357.605 ; free physical = 1713 ; free virtual = 18717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3235.797 ; gain = 357.605 ; free physical = 1713 ; free virtual = 18717
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3235.797 ; gain = 0.000 ; free physical = 1690 ; free virtual = 18694
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.453 ; gain = 0.000 ; free physical = 1562 ; free virtual = 18578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3414.453 ; gain = 0.000 ; free physical = 1562 ; free virtual = 18578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1689 ; free virtual = 18706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1689 ; free virtual = 18705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1689 ; free virtual = 18705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1691 ; free virtual = 18709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1691 ; free virtual = 18709
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'in_tmp_data_reg' and it is trimmed from '120' to '112' bits. [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:847]
INFO: [Synth 8-802] inferred FSM for state register 'trace_info_state_reg' in module 'ControlCore'
INFO: [Synth 8-802] inferred FSM for state register 'addr_ctxt_state_reg' in module 'ControlCore'
WARNING: [Synth 8-327] inferring latch for variable 'fix_reg' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:603]
WARNING: [Synth 8-327] inferring latch for variable 'len_reg' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:604]
WARNING: [Synth 8-327] inferring latch for variable 'valid_reg' [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v:712]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ADDR_CTXT_ADDR_CTXT |                              001 |                               00
          ADDR_CTXT_VMID |                              010 |                               01
       ADDR_CTXT_CTXT_ID |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'addr_ctxt_state_reg' using encoding 'one-hot' in module 'ControlCore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TRACE_INFO_SEC_PLCTL |                              000 |                              100
     TRACE_INFO_SEC_INFO |                              001 |                              000
      TRACE_INFO_SEC_KEY |                              010 |                              001
     TRACE_INFO_SEC_SPEC |                              011 |                              010
     TRACE_INFO_SEC_CYCT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'trace_info_state_reg' using encoding 'sequential' in module 'ControlCore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3414.453 ; gain = 536.262 ; free physical = 1591 ; free virtual = 18613
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Global synthesis options have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 32    
	   2 Input    7 Bit       Adders := 62    
	   2 Input    6 Bit       Adders := 31    
	  15 Input    4 Bit       Adders := 16    
+---Registers : 
	              240 Bit    Registers := 1     
	              128 Bit    Registers := 10    
	              120 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 31    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 6     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 128   
	  12 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 22    
	   8 Input  128 Bit        Muxes := 7     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 11    
	   5 Input   64 Bit        Muxes := 1     
	  12 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 1     
	   3 Input   62 Bit        Muxes := 1     
	  32 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 29    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	  19 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 448   
	   4 Input    8 Bit        Muxes := 31    
	  16 Input    8 Bit        Muxes := 15    
	  32 Input    8 Bit        Muxes := 1     
	  32 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	 256 Input    5 Bit        Muxes := 6     
	  32 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 31    
	   2 Input    2 Bit        Muxes := 3     
	  32 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 161   
	  16 Input    1 Bit        Muxes := 15    
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 7     
	  19 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_i_data_valid in module Index_Formmatter__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[119] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[118] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[117] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[116] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[115] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[114] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[113] in module Collection is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_i_data[112] in module Collection is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'count_reg[31]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[31]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[5]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[5]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[6]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[6]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[7]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[7]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[8]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[8]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[9]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[9]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[10]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[10]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[11]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[11]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[12]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[12]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[13]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[13]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[14]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[14]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[15]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[15]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[16]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[16]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[17]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[17]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[18]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[18]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[19]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[19]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[20]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[20]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[21]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[21]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[22]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[22]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[23]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[23]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[24]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[24]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[25]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[25]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[26]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[26]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[27]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[27]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[28]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[28]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[29]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[29]' (FD) to 'valid_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'count_reg[30]' (FDE) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'valid_count_reg[30]' (FD) to 'valid_count_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\valid_count_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:05:16 . Memory (MB): peak = 3418.383 ; gain = 540.191 ; free physical = 609 ; free virtual = 12273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:05:36 . Memory (MB): peak = 3736.914 ; gain = 858.723 ; free physical = 225 ; free virtual = 11708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:05:37 . Memory (MB): peak = 3738.914 ; gain = 860.723 ; free physical = 223 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:05:38 . Memory (MB): peak = 3802.953 ; gain = 924.762 ; free physical = 205 ; free virtual = 11703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:05:41 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 194 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:05:41 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 194 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:05:41 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 193 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:05:41 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 193 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:05:42 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 192 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:05:42 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 192 ; free virtual = 11706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    78|
|3     |LUT1   |    75|
|4     |LUT2   |   183|
|5     |LUT3   |   396|
|6     |LUT4   |   483|
|7     |LUT5   |   551|
|8     |LUT6   |  1544|
|9     |MUXF7  |    62|
|10    |FDRE   |   799|
|11    |LD     |     5|
|12    |IBUF   |   145|
|13    |OBUF   |   192|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:05:42 . Memory (MB): peak = 3814.828 ; gain = 936.637 ; free physical = 191 ; free virtual = 11705
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:05:57 . Memory (MB): peak = 3818.738 ; gain = 761.891 ; free physical = 6344 ; free virtual = 18083
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:06:00 . Memory (MB): peak = 3818.738 ; gain = 940.547 ; free physical = 6343 ; free virtual = 18082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3825.797 ; gain = 0.000 ; free physical = 6329 ; free virtual = 18077
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3882.727 ; gain = 0.000 ; free physical = 6209 ; free virtual = 18021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 151 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 145 instances
  LD => LDCE: 5 instances

Synth Design complete, checksum: 60b41993
INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 310 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:06:13 . Memory (MB): peak = 3882.727 ; gain = 1098.543 ; free physical = 6415 ; free virtual = 18228
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/synth_1/CoreSight_L2_Decoder_lee.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CoreSight_L2_Decoder_lee_utilization_synth.rpt -pb CoreSight_L2_Decoder_lee_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 11:32:31 2022...
