<profile>

<section name = "Vitis HLS Report for 'compute_corr'" level="0">
<item name = "Date">Wed May  1 11:51:57 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sparse_blossom_vitis_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.602 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27, 27, 0.270 us, 0.270 us, 28, 28, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_corr_Pipeline_compute_fu_26">compute_corr_Pipeline_compute, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_compute_corr_Pipeline_write_and_reset_fu_34">compute_corr_Pipeline_write_and_reset, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 22, 157, -</column>
<column name="Memory">0, -, 32, 5, 0</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_corr_Pipeline_compute_fu_26">compute_corr_Pipeline_compute, 0, 0, 11, 98, 0</column>
<column name="grp_compute_corr_Pipeline_write_and_reset_fu_34">compute_corr_Pipeline_write_and_reset, 0, 0, 11, 59, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="corr_internal_U">corr_internal_RAM_AUTO_1R1W, 0, 32, 5, 0, 10, 32, 1, 320</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="corr_internal_address0">14, 3, 4, 12</column>
<column name="corr_internal_ce0">14, 3, 1, 3</column>
<column name="corr_internal_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_compute_corr_Pipeline_compute_fu_26_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_corr_Pipeline_write_and_reset_fu_34_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_corr, return value</column>
<column name="syndrome_address0">out, 4, ap_memory, syndrome, array</column>
<column name="syndrome_ce0">out, 1, ap_memory, syndrome, array</column>
<column name="syndrome_q0">in, 32, ap_memory, syndrome, array</column>
<column name="corrections_address0">out, 4, ap_memory, corrections, array</column>
<column name="corrections_ce0">out, 1, ap_memory, corrections, array</column>
<column name="corrections_we0">out, 1, ap_memory, corrections, array</column>
<column name="corrections_d0">out, 32, ap_memory, corrections, array</column>
</table>
</item>
</section>
</profile>
