<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group [add_wave_group kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/interrupt -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BRESP -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_BVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RRESP -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RDATA -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_RVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_ARADDR -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WSTRB -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WDATA -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_WVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWREADY -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWVALID -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/s_axi_control_AWADDR -into $kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/outStreamTop_TDATA -into $return_group -radix hex&#xA;## set s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $coutputgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $s2mbuf_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $s2mbuf_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $s2mbuf_group]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/inStreamTop_TDATA -into $return_group -radix hex&#xA;## set m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $cinputgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $m2sbuf_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $m2sbuf_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $m2sbuf_group]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_userdma_top/AESL_inst_userdma/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_userdma_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_userdma_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_userdma_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_inStreamTop_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_outStreamTop_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_kernel_mode -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_s2m_buf_sts -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_m2s_buf_sts -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_s2mbuf -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_m2sbuf -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_s2m_err -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_gmem0 -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_userdma_top/LENGTH_gmem1 -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group [add_wave_group kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_userdma_top/control_INTERRUPT -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_BRESP -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_BREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_BVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_RRESP -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_RDATA -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_RREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_RVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_ARREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_ARVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_ARADDR -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_WSTRB -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_WDATA -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## add_wave /apatb_userdma_top/control_WREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_WVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_AWREADY -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_AWVALID -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/control_AWADDR -into $tb_kernel_mode__s2m_buf_sts__m2s_buf_sts__s2mbuf__m2sbuf__s2m_err__return_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_userdma_top/outStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/outStreamTop_TDATA -into $tb_return_group -radix hex&#xA;## set tb_s2mbuf_group [add_wave_group s2mbuf(axi_master) -into $tbcoutputgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_s2mbuf_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_s2mbuf_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_s2mbuf_group]&#xA;## add_wave /apatb_userdma_top/gmem0_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_userdma_top/inStreamTop_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_userdma_top/inStreamTop_TDATA -into $tb_return_group -radix hex&#xA;## set tb_m2sbuf_group [add_wave_group m2sbuf(axi_master) -into $tbcinputgroup]&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_m2sbuf_group]&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_m2sbuf_group]&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_m2sbuf_group]&#xA;## add_wave /apatb_userdma_top/gmem1_BUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_BID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_BRESP -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RRESP -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RDATA -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARUSER -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARREGION -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARQOS -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARPROT -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARCACHE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARLOCK -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARBURST -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARSIZE -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARLEN -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARID -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARADDR -into $rdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WSTRB -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WDATA -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWUSER -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWREGION -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWQOS -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWPROT -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWCACHE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWLOCK -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWBURST -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWSIZE -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWLEN -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWID -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWADDR -into $wdata_group -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_userdma_top/gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xA;## save_wave_config userdma.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 2 [n/a] @ &quot;106045000&quot;&#xA;// RTL Simulation : 2 / 2 [n/a] @ &quot;159355000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 159415 ns : File &quot;/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/userdma.autotb.v&quot; Line 749&#xA;run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2995.383 ; gain = 0.000 ; free physical = 1735 ; free virtual = 16876&#xA;## quit" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-23T13:06:17.911-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:66]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.userdma_control_s_axi&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...&#xA;Compiling module xil_defaultlib.userdma_entry_proc&#xA;Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...&#xA;Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...&#xA;Compiling module xil_defaultlib.userdma_regslice_both&#xA;Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...&#xA;Compiling module xil_defaultlib.userdma_getinstream&#xA;Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...&#xA;Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...&#xA;Compiling module xil_defaultlib.userdma_mux_42_32_1_1(ID=1,din4_...&#xA;Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...&#xA;Compiling module xil_defaultlib.userdma_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.userdma_sendoutstream&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d32_A_ram&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d32_A&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d2_S&#xA;Compiling module xil_defaultlib.userdma_fifo_w2_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w2_d2_S&#xA;Compiling module xil_defaultlib.userdma_fifo_w35_d32_A_ram&#xA;Compiling module xil_defaultlib.userdma_fifo_w35_d32_A&#xA;Compiling module xil_defaultlib.userdma_start_for_streamtoparall...&#xA;Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...&#xA;Compiling module xil_defaultlib.userdma&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_inStreamTop&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_outStreamTop&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem0&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem1&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_userdma_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot userdma&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/userdma/xsim_script.tcl&#xA;# xsim {userdma} -view {{userdma_dataflow_ana.wcfg}} -tclbatch {userdma.tcl} -protoinst {userdma.protoinst}" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-23T13:06:08.395-0400" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
