INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/rtl/arp/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/rtl/icmp/icmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/rtl/icmp/icmp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/rtl/icmp/icmp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icmp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/sim/tb_icmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_icmp
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_00_00_00_00' [E:/FPGA/wang/7020/27_eth_icmp_test/sim/tb_icmp.v:87]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_00_00_00_00' [E:/FPGA/wang/7020/27_eth_icmp_test/sim/tb_icmp.v:111]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_00_00_00_00' [E:/FPGA/wang/7020/27_eth_icmp_test/sim/tb_icmp.v:133]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/27_eth_icmp_test/prj/eth_icmp_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
