Analysis & Synthesis report for ARQ_Lab1
Tue Apr 13 17:17:56 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst2
 14. Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst
 15. Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst1
 16. Parameter Settings for User Entity Instance: BUSMUX:Data_Extern
 17. Parameter Settings for User Entity Instance: BUSMUX:MDSelect
 18. Parameter Settings for User Entity Instance: BUSMUX:MBSelect
 19. Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst2
 20. Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst
 21. Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst1
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 13 17:17:56 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARQ_Lab1                                        ;
; Top-level Entity Name              ; ARQ_Lab1                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 54                                              ;
;     Total combinational functions  ; 50                                              ;
;     Dedicated logic registers      ; 21                                              ;
; Total registers                    ; 21                                              ;
; Total pins                         ; 51                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARQ_Lab1           ; ARQ_Lab1           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ARQ_Lab1.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ARQ_Lab1.bdf           ;         ;
; Registrador_4_bits.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Registrador_4_bits.bdf ;         ;
; Memoria_Instrucao.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Memoria_Instrucao.sv   ;         ;
; Memoria_dados.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Memoria_dados.sv       ;         ;
; Mux4x1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Mux4x1.bdf             ;         ;
; 4_bits_demux.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/4_bits_demux.bdf       ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/ALU.sv                 ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/PC.sv                  ;         ;
; Decodificador.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/Decodificador.sv       ;         ;
; bin.txt                          ; yes             ; Auto-Found File                    ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/bin.txt                ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                                                                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                              ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                ;         ;
; db/mux_omc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/mux_omc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 54                           ;
;                                             ;                              ;
; Total combinational functions               ; 50                           ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 12                           ;
;     -- 3 input functions                    ; 24                           ;
;     -- <=2 input functions                  ; 14                           ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 43                           ;
;     -- arithmetic mode                      ; 7                            ;
;                                             ;                              ;
; Total registers                             ; 21                           ;
;     -- Dedicated logic registers            ; 21                           ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 51                           ;
; Embedded Multiplier 9-bit elements          ; 0                            ;
; Maximum fan-out node                        ; Instrucao_20x10:inst14|RAM~0 ;
; Maximum fan-out                             ; 17                           ;
; Total fan-out                               ; 225                          ;
; Average fan-out                             ; 1.84                         ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                        ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
; |ARQ_Lab1                            ; 50 (2)            ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |ARQ_Lab1                                                                ; work         ;
;    |ALU:inst1|                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|ALU:inst1                                                      ; work         ;
;    |Decodificador:inst19|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Decodificador:inst19                                           ; work         ;
;    |Instrucao_20x10:inst14|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Instrucao_20x10:inst14                                         ; work         ;
;    |Mux4x1:MuxA|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Mux4x1:MuxA                                                    ; work         ;
;       |busmux:inst2|                 ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Mux4x1:MuxA|busmux:inst2                                       ; work         ;
;          |lpm_mux:$00000|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Mux4x1:MuxA|busmux:inst2|lpm_mux:$00000                        ; work         ;
;             |mux_omc:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Mux4x1:MuxA|busmux:inst2|lpm_mux:$00000|mux_omc:auto_generated ; work         ;
;    |PC:inst16|                       ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|PC:inst16                                                      ; work         ;
;    |Registrador_4_bits:inst5|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Registrador_4_bits:inst5                                       ; work         ;
;    |Registrador_4_bits:inst6|        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|Registrador_4_bits:inst6                                       ; work         ;
;    |busmux:MBSelect|                 ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|busmux:MBSelect                                                ; work         ;
;       |lpm_mux:$00000|               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|busmux:MBSelect|lpm_mux:$00000                                 ; work         ;
;          |mux_omc:auto_generated|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARQ_Lab1|busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated          ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; Decodificador:inst19|S0                            ; Decodificador:inst19|WideOr14 ; yes                    ;
; Decodificador:inst19|A0                            ; Decodificador:inst19|WideOr14 ; yes                    ;
; Decodificador:inst19|B1                            ; Decodificador:inst19|WideOr0  ; yes                    ;
; Decodificador:inst19|B0                            ; Decodificador:inst19|WideOr0  ; yes                    ;
; Decodificador:inst19|endereco_Salto[1]             ; Decodificador:inst19|WideOr0  ; yes                    ;
; Decodificador:inst19|endereco_Salto[2]             ; Decodificador:inst19|WideOr0  ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Registrador_4_bits:inst8|inst6         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst8|inst5         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst8|inst4         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst8|inst9         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst9|inst6         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst9|inst5         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst9|inst4         ; Stuck at GND due to stuck port clock   ;
; Registrador_4_bits:inst9|inst9         ; Stuck at GND due to stuck port clock   ;
; PC:inst16|auxiliar2[3]                 ; Stuck at GND due to stuck port data_in ;
; inst15                                 ; Lost fanout                            ;
; PC:inst16|auxiliar2[0,4]               ; Stuck at GND due to stuck port data_in ;
; inst13                                 ; Stuck at GND due to stuck port data_in ;
; inst12                                 ; Stuck at GND due to stuck port data_in ;
; PC:inst16|auxiliar2[2]                 ; Merged with PC:inst16|auxiliar2[1]     ;
; Total Number of Removed Registers = 15 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                       ;
+--------------------------------+-------------------------+----------------------------------------+
; Register name                  ; Reason for Removal      ; Registers Removed due to This Register ;
+--------------------------------+-------------------------+----------------------------------------+
; Registrador_4_bits:inst8|inst9 ; Stuck at GND            ; Registrador_4_bits:inst9|inst6, inst13 ;
;                                ; due to stuck port clock ;                                        ;
+--------------------------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ARQ_Lab1|PC:inst16|endereco[4]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |ARQ_Lab1|busmux:MBSelect|lpm_mux:$00000|mux_omc:auto_generated|result_node[2] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |ARQ_Lab1|ALU:inst1|G[1]                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Untyped                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxA|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:Data_Extern ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 4     ; Untyped                                ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MDSelect ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 4     ; Untyped                             ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MBSelect ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 4     ; Untyped                             ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Untyped                                     ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxB|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Untyped                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 13 17:17:54 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file arq_lab1.bdf
    Info (12023): Found entity 1: ARQ_Lab1
Info (12021): Found 1 design units, including 1 entities, in source file registrador_4_bits.bdf
    Info (12023): Found entity 1: Registrador_4_bits
Info (12021): Found 1 design units, including 1 entities, in source file memoria_instrucao.sv
    Info (12023): Found entity 1: Instrucao_20x10
Info (12021): Found 1 design units, including 1 entities, in source file memoria_dados.sv
    Info (12023): Found entity 1: Dados_16x4
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.bdf
    Info (12023): Found entity 1: Mux4x1
Info (12021): Found 1 design units, including 1 entities, in source file 4_bits_demux.bdf
    Info (12023): Found entity 1: 4_bits_demux
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file decodificador.sv
    Info (12023): Found entity 1: Decodificador
Info (12021): Found 1 design units, including 1 entities, in source file register_4_bits.sv
    Info (12023): Found entity 1: Register_4_bits
Info (12127): Elaborating entity "ARQ_Lab1" for the top level hierarchy
Warning (275012): Pin "R3[3..0]" overlaps another pin, block, or symbol
Warning (275012): Pin "CLK0" overlaps another pin, block, or symbol
Warning (275012): Pin "Q2" overlaps another pin, block, or symbol
Warning (275011): Block or symbol "Registrador_4_bits" of instance "inst5" overlaps another block or symbol
Info (12128): Elaborating entity "4_bits_demux" for hierarchy "4_bits_demux:Demux_Registradores"
Info (12128): Elaborating entity "Decodificador" for hierarchy "Decodificador:inst19"
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "S0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "S1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "A0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "A1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "endereco_dados", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "endereco_Salto", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "Const_in", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "B0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable "B1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "B1" at Decodificador.sv(16)
Info (10041): Inferred latch for "B0" at Decodificador.sv(16)
Info (10041): Inferred latch for "Const_in[0]" at Decodificador.sv(16)
Info (10041): Inferred latch for "Const_in[1]" at Decodificador.sv(16)
Info (10041): Inferred latch for "Const_in[2]" at Decodificador.sv(16)
Info (10041): Inferred latch for "Const_in[3]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_Salto[0]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_Salto[1]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_Salto[2]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_Salto[3]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_Salto[4]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_dados[0]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_dados[1]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_dados[2]" at Decodificador.sv(16)
Info (10041): Inferred latch for "endereco_dados[3]" at Decodificador.sv(16)
Info (10041): Inferred latch for "A1" at Decodificador.sv(16)
Info (10041): Inferred latch for "A0" at Decodificador.sv(16)
Info (10041): Inferred latch for "S1" at Decodificador.sv(16)
Info (10041): Inferred latch for "S0" at Decodificador.sv(16)
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst1"
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(13): inferring latch(es) for variable "G", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "G[0]" at ALU.sv(13)
Info (10041): Inferred latch for "G[1]" at ALU.sv(13)
Info (10041): Inferred latch for "G[2]" at ALU.sv(13)
Info (10041): Inferred latch for "G[3]" at ALU.sv(13)
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Mux4x1:MuxA"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "Mux4x1:MuxA|BUSMUX:inst2"
Info (12130): Elaborated megafunction instantiation "Mux4x1:MuxA|BUSMUX:inst2"
Info (12133): Instantiated megafunction "Mux4x1:MuxA|BUSMUX:inst2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Mux4x1:MuxA|BUSMUX:inst2|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "Mux4x1:MuxA|BUSMUX:inst2|lpm_mux:$00000", which is child of megafunction instantiation "Mux4x1:MuxA|BUSMUX:inst2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_omc.tdf
    Info (12023): Found entity 1: mux_omc
Info (12128): Elaborating entity "mux_omc" for hierarchy "Mux4x1:MuxA|BUSMUX:inst2|lpm_mux:$00000|mux_omc:auto_generated"
Info (12128): Elaborating entity "Registrador_4_bits" for hierarchy "Registrador_4_bits:inst5"
Info (12128): Elaborating entity "Dados_16x4" for hierarchy "Dados_16x4:inst7"
Info (12128): Elaborating entity "Instrucao_20x10" for hierarchy "Instrucao_20x10:inst14"
Warning (10850): Verilog HDL warning at Memoria_Instrucao.sv(9): number of words (3) in memory file does not match the number of elements in the address range [0:19]
Warning (10030): Net "RAM.data_a" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst16"
Warning (10230): Verilog HDL assignment warning at PC.sv(35): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at PC.sv(40): truncated value with size 32 to match size of target (5)
Warning (10034): Output port "write_memoria" at PC.sv(7) has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Dados_16x4:inst7|dado_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Dados_16x4:inst7|dado_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Dados_16x4:inst7|dado_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Dados_16x4:inst7|dado_out[3]" feeding internal logic into a wire
Warning (14026): LATCH primitive "ALU:inst1|G[0]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[1]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[3]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[0]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[1]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU:inst1|G[3]" is permanently enabled
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "Instrucao_20x10:inst14|RAM" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Dados_16x4:inst7|RAM" is uninferred due to inappropriate RAM size
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/ARQ_Lab1.ram0_Instrucao_20x10_4903b8a.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Daniel Ribeiro/Dropbox/UF/Arquitetura Avançada para Computação/Projeto01_Arquitetura_Avançada/Quartus_Project/db/ARQ_Lab1.ram0_Instrucao_20x10_4903b8a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Decodificador:inst19|endereco_Salto[2]" merged with LATCH primitive "Decodificador:inst19|endereco_Salto[1]"
Warning (13012): Latch Decodificador:inst19|S0 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:inst16|endereco_instrucao[0]
Warning (13012): Latch Decodificador:inst19|A0 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:inst16|endereco_instrucao[0]
Warning (13012): Latch Decodificador:inst19|B1 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:inst16|endereco_instrucao[0]
Warning (13012): Latch Decodificador:inst19|B0 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:inst16|endereco_instrucao[0]
Warning (13012): Latch Decodificador:inst19|endereco_Salto[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:inst16|endereco_instrucao[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CLK2" is stuck at GND
    Warning (13410): Pin "CLK3" is stuck at GND
    Warning (13410): Pin "Q2" is stuck at GND
    Warning (13410): Pin "Q3" is stuck at GND
    Warning (13410): Pin "N" is stuck at GND
    Warning (13410): Pin "Z" is stuck at GND
    Warning (13410): Pin "S1" is stuck at GND
    Warning (13410): Pin "Instrucao[9]" is stuck at GND
    Warning (13410): Pin "Instrucao[5]" is stuck at GND
    Warning (13410): Pin "Instrucao[3]" is stuck at GND
    Warning (13410): Pin "R2[3]" is stuck at GND
    Warning (13410): Pin "R2[2]" is stuck at GND
    Warning (13410): Pin "R2[1]" is stuck at GND
    Warning (13410): Pin "R2[0]" is stuck at GND
    Warning (13410): Pin "R3[3]" is stuck at GND
    Warning (13410): Pin "R3[2]" is stuck at GND
    Warning (13410): Pin "R3[1]" is stuck at GND
    Warning (13410): Pin "R3[0]" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Externo3"
    Warning (15610): No output dependent on input pin "Externo2"
    Warning (15610): No output dependent on input pin "Externo1"
    Warning (15610): No output dependent on input pin "Externo0"
Info (21057): Implemented 111 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 60 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4599 megabytes
    Info: Processing ended: Tue Apr 13 17:17:56 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


