# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/rom_8x256/rom_8x256.xci
# IP: The module: 'rom_8x256' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/rom_8x256/rom_8x256_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rom_8x256'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: d:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/rom_8x256/rom_8x256.xci
# IP: The module: 'rom_8x256' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/FPGA_study/projects/ip_cores/ip_cores.srcs/sources_1/ip/rom_8x256/rom_8x256_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'rom_8x256'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
