# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"lab5_2_tb_func_synth.v" \
"../../../../../lab5.srcs/sources_1/imports/code/lab5_2.v" \
"../../../../../lab5.srcs/sim_1/imports/code/lab5_2_tb.v" \

# Do not sort compile order
nosort
