# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2780 \
    name pool_buf_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_0 \
    op interface \
    ports { pool_buf_0_i { I 32 vector } pool_buf_0_o { O 32 vector } pool_buf_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2781 \
    name pool_buf_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_1 \
    op interface \
    ports { pool_buf_1_i { I 32 vector } pool_buf_1_o { O 32 vector } pool_buf_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2782 \
    name pool_buf_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_2 \
    op interface \
    ports { pool_buf_2_i { I 32 vector } pool_buf_2_o { O 32 vector } pool_buf_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2783 \
    name pool_buf_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_3 \
    op interface \
    ports { pool_buf_3_i { I 32 vector } pool_buf_3_o { O 32 vector } pool_buf_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2784 \
    name pool_buf_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_4 \
    op interface \
    ports { pool_buf_4_i { I 32 vector } pool_buf_4_o { O 32 vector } pool_buf_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2785 \
    name pool_buf_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_5 \
    op interface \
    ports { pool_buf_5_i { I 32 vector } pool_buf_5_o { O 32 vector } pool_buf_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2786 \
    name pool_buf_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_6 \
    op interface \
    ports { pool_buf_6_i { I 32 vector } pool_buf_6_o { O 32 vector } pool_buf_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2787 \
    name pool_buf_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_7 \
    op interface \
    ports { pool_buf_7_i { I 32 vector } pool_buf_7_o { O 32 vector } pool_buf_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2788 \
    name pool_buf_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_8 \
    op interface \
    ports { pool_buf_8_i { I 32 vector } pool_buf_8_o { O 32 vector } pool_buf_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2789 \
    name pool_buf_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_9 \
    op interface \
    ports { pool_buf_9_i { I 32 vector } pool_buf_9_o { O 32 vector } pool_buf_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2790 \
    name pool_buf_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_10 \
    op interface \
    ports { pool_buf_10_i { I 32 vector } pool_buf_10_o { O 32 vector } pool_buf_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2791 \
    name pool_buf_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_11 \
    op interface \
    ports { pool_buf_11_i { I 32 vector } pool_buf_11_o { O 32 vector } pool_buf_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2792 \
    name pool_buf_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_12 \
    op interface \
    ports { pool_buf_12_i { I 32 vector } pool_buf_12_o { O 32 vector } pool_buf_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2793 \
    name pool_buf_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_13 \
    op interface \
    ports { pool_buf_13_i { I 32 vector } pool_buf_13_o { O 32 vector } pool_buf_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2794 \
    name pool_buf_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_14 \
    op interface \
    ports { pool_buf_14_i { I 32 vector } pool_buf_14_o { O 32 vector } pool_buf_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2795 \
    name pool_buf_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_15 \
    op interface \
    ports { pool_buf_15_i { I 32 vector } pool_buf_15_o { O 32 vector } pool_buf_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2796 \
    name pool_buf_16 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_16 \
    op interface \
    ports { pool_buf_16_i { I 32 vector } pool_buf_16_o { O 32 vector } pool_buf_16_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2797 \
    name pool_buf_17 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_17 \
    op interface \
    ports { pool_buf_17_i { I 32 vector } pool_buf_17_o { O 32 vector } pool_buf_17_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2798 \
    name pool_buf_18 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_18 \
    op interface \
    ports { pool_buf_18_i { I 32 vector } pool_buf_18_o { O 32 vector } pool_buf_18_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2799 \
    name pool_buf_19 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_19 \
    op interface \
    ports { pool_buf_19_i { I 32 vector } pool_buf_19_o { O 32 vector } pool_buf_19_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2800 \
    name pool_buf_20 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_20 \
    op interface \
    ports { pool_buf_20_i { I 32 vector } pool_buf_20_o { O 32 vector } pool_buf_20_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2801 \
    name pool_buf_21 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_21 \
    op interface \
    ports { pool_buf_21_i { I 32 vector } pool_buf_21_o { O 32 vector } pool_buf_21_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2802 \
    name pool_buf_22 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_22 \
    op interface \
    ports { pool_buf_22_i { I 32 vector } pool_buf_22_o { O 32 vector } pool_buf_22_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2803 \
    name pool_buf_23 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_23 \
    op interface \
    ports { pool_buf_23_i { I 32 vector } pool_buf_23_o { O 32 vector } pool_buf_23_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2804 \
    name pool_buf_24 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_24 \
    op interface \
    ports { pool_buf_24_i { I 32 vector } pool_buf_24_o { O 32 vector } pool_buf_24_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2805 \
    name pool_buf_25 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_25 \
    op interface \
    ports { pool_buf_25_i { I 32 vector } pool_buf_25_o { O 32 vector } pool_buf_25_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2806 \
    name pool_buf_26 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_26 \
    op interface \
    ports { pool_buf_26_i { I 32 vector } pool_buf_26_o { O 32 vector } pool_buf_26_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2807 \
    name pool_buf_27 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_27 \
    op interface \
    ports { pool_buf_27_i { I 32 vector } pool_buf_27_o { O 32 vector } pool_buf_27_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2808 \
    name pool_buf_28 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_28 \
    op interface \
    ports { pool_buf_28_i { I 32 vector } pool_buf_28_o { O 32 vector } pool_buf_28_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2809 \
    name pool_buf_29 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_29 \
    op interface \
    ports { pool_buf_29_i { I 32 vector } pool_buf_29_o { O 32 vector } pool_buf_29_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2810 \
    name pool_buf_30 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_30 \
    op interface \
    ports { pool_buf_30_i { I 32 vector } pool_buf_30_o { O 32 vector } pool_buf_30_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2811 \
    name pool_buf_31 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_31 \
    op interface \
    ports { pool_buf_31_i { I 32 vector } pool_buf_31_o { O 32 vector } pool_buf_31_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2812 \
    name pool_buf_32 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_32 \
    op interface \
    ports { pool_buf_32_i { I 32 vector } pool_buf_32_o { O 32 vector } pool_buf_32_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2813 \
    name pool_buf_33 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_33 \
    op interface \
    ports { pool_buf_33_i { I 32 vector } pool_buf_33_o { O 32 vector } pool_buf_33_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2814 \
    name pool_buf_34 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_34 \
    op interface \
    ports { pool_buf_34_i { I 32 vector } pool_buf_34_o { O 32 vector } pool_buf_34_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2815 \
    name pool_buf_35 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_35 \
    op interface \
    ports { pool_buf_35_i { I 32 vector } pool_buf_35_o { O 32 vector } pool_buf_35_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2816 \
    name pool_buf_36 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_36 \
    op interface \
    ports { pool_buf_36_i { I 32 vector } pool_buf_36_o { O 32 vector } pool_buf_36_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2817 \
    name pool_buf_37 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_37 \
    op interface \
    ports { pool_buf_37_i { I 32 vector } pool_buf_37_o { O 32 vector } pool_buf_37_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2818 \
    name pool_buf_38 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_38 \
    op interface \
    ports { pool_buf_38_i { I 32 vector } pool_buf_38_o { O 32 vector } pool_buf_38_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2819 \
    name pool_buf_39 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_39 \
    op interface \
    ports { pool_buf_39_i { I 32 vector } pool_buf_39_o { O 32 vector } pool_buf_39_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2820 \
    name pool_buf_40 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_40 \
    op interface \
    ports { pool_buf_40_i { I 32 vector } pool_buf_40_o { O 32 vector } pool_buf_40_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2821 \
    name pool_buf_41 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_41 \
    op interface \
    ports { pool_buf_41_i { I 32 vector } pool_buf_41_o { O 32 vector } pool_buf_41_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2822 \
    name pool_buf_42 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_42 \
    op interface \
    ports { pool_buf_42_i { I 32 vector } pool_buf_42_o { O 32 vector } pool_buf_42_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2823 \
    name pool_buf_43 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_43 \
    op interface \
    ports { pool_buf_43_i { I 32 vector } pool_buf_43_o { O 32 vector } pool_buf_43_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2824 \
    name pool_buf_44 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_44 \
    op interface \
    ports { pool_buf_44_i { I 32 vector } pool_buf_44_o { O 32 vector } pool_buf_44_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2825 \
    name pool_buf_45 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_45 \
    op interface \
    ports { pool_buf_45_i { I 32 vector } pool_buf_45_o { O 32 vector } pool_buf_45_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2826 \
    name pool_buf_46 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_46 \
    op interface \
    ports { pool_buf_46_i { I 32 vector } pool_buf_46_o { O 32 vector } pool_buf_46_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2827 \
    name pool_buf_47 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_47 \
    op interface \
    ports { pool_buf_47_i { I 32 vector } pool_buf_47_o { O 32 vector } pool_buf_47_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2828 \
    name pool_buf_48 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_48 \
    op interface \
    ports { pool_buf_48_i { I 32 vector } pool_buf_48_o { O 32 vector } pool_buf_48_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2829 \
    name pool_buf_49 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_49 \
    op interface \
    ports { pool_buf_49_i { I 32 vector } pool_buf_49_o { O 32 vector } pool_buf_49_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2830 \
    name pool_buf_50 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_50 \
    op interface \
    ports { pool_buf_50_i { I 32 vector } pool_buf_50_o { O 32 vector } pool_buf_50_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2831 \
    name pool_buf_51 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_51 \
    op interface \
    ports { pool_buf_51_i { I 32 vector } pool_buf_51_o { O 32 vector } pool_buf_51_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2832 \
    name pool_buf_52 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_52 \
    op interface \
    ports { pool_buf_52_i { I 32 vector } pool_buf_52_o { O 32 vector } pool_buf_52_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2833 \
    name pool_buf_53 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_53 \
    op interface \
    ports { pool_buf_53_i { I 32 vector } pool_buf_53_o { O 32 vector } pool_buf_53_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2834 \
    name pool_buf_54 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_54 \
    op interface \
    ports { pool_buf_54_i { I 32 vector } pool_buf_54_o { O 32 vector } pool_buf_54_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2835 \
    name pool_buf_55 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_55 \
    op interface \
    ports { pool_buf_55_i { I 32 vector } pool_buf_55_o { O 32 vector } pool_buf_55_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2836 \
    name pool_buf_56 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_56 \
    op interface \
    ports { pool_buf_56_i { I 32 vector } pool_buf_56_o { O 32 vector } pool_buf_56_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2837 \
    name pool_buf_57 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_57 \
    op interface \
    ports { pool_buf_57_i { I 32 vector } pool_buf_57_o { O 32 vector } pool_buf_57_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2838 \
    name pool_buf_58 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_58 \
    op interface \
    ports { pool_buf_58_i { I 32 vector } pool_buf_58_o { O 32 vector } pool_buf_58_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2839 \
    name pool_buf_59 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_59 \
    op interface \
    ports { pool_buf_59_i { I 32 vector } pool_buf_59_o { O 32 vector } pool_buf_59_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2840 \
    name pool_buf_60 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_60 \
    op interface \
    ports { pool_buf_60_i { I 32 vector } pool_buf_60_o { O 32 vector } pool_buf_60_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2841 \
    name pool_buf_61 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_61 \
    op interface \
    ports { pool_buf_61_i { I 32 vector } pool_buf_61_o { O 32 vector } pool_buf_61_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2842 \
    name pool_buf_62 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_62 \
    op interface \
    ports { pool_buf_62_i { I 32 vector } pool_buf_62_o { O 32 vector } pool_buf_62_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2843 \
    name pool_buf_63 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_pool_buf_63 \
    op interface \
    ports { pool_buf_63_i { I 32 vector } pool_buf_63_o { O 32 vector } pool_buf_63_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2844 \
    name conv3_out21 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_out21 \
    op interface \
    ports { conv3_out21_dout { I 32 vector } conv3_out21_num_data_valid { I 2 vector } conv3_out21_fifo_cap { I 2 vector } conv3_out21_empty_n { I 1 bit } conv3_out21_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2845 \
    name full_out_float16 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_full_out_float16 \
    op interface \
    ports { full_out_float16_din { O 32 vector } full_out_float16_num_data_valid { I 2 vector } full_out_float16_fifo_cap { I 2 vector } full_out_float16_full_n { I 1 bit } full_out_float16_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


