Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 12 22:01:59 2021
| Host         : aomer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.098        0.000                      0                  113        0.263        0.000                      0                  113       41.160        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.098        0.000                      0                  113        0.263        0.000                      0                  113       41.160        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.098ns  (required time - arrival time)
  Source:                 cells_x[5].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[6].cells_y[5].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.078ns (20.851%)  route 4.092ns (79.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.167    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  cells_x[5].cells_y[4].CELL/state_q_reg/Q
                         net (fo=30, routed)          2.586     8.209    cells_x[5].cells_y[5].CELL/bordered_cells_q_45
    SLICE_X59Y90         LUT4 (Prop_lut4_I1_O)        0.124     8.333 r  cells_x[5].cells_y[5].CELL/state_q_i_6__25/O
                         net (fo=2, routed)           0.822     9.155    cells_x[5].cells_y[5].CELL/state_q_reg_4
    SLICE_X56Y90         LUT5 (Prop_lut5_I0_O)        0.150     9.305 r  cells_x[5].cells_y[5].CELL/state_q_i_2__41/O
                         net (fo=1, routed)           0.684     9.989    cells_x[7].cells_y[4].CELL/state_q_reg_7
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.348    10.337 r  cells_x[7].cells_y[4].CELL/state_q_i_1__43/O
                         net (fo=1, routed)           0.000    10.337    cells_x[6].cells_y[5].CELL/state_q_reg_6
    SLICE_X56Y90         FDRE                                         r  cells_x[6].cells_y[5].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.441    88.135    cells_x[6].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  cells_x[6].cells_y[5].CELL/state_q_reg/C
                         clock pessimism              0.257    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.077    88.434    cells_x[6].cells_y[5].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.434    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 78.098    

Slack (MET) :             78.531ns  (required time - arrival time)
  Source:                 cells_x[5].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[5].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.054ns (22.109%)  route 3.713ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.167    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  cells_x[5].cells_y[4].CELL/state_q_reg/Q
                         net (fo=30, routed)          2.003     7.626    cells_x[6].cells_y[5].CELL/bordered_cells_q_45
    SLICE_X56Y89         LUT4 (Prop_lut4_I2_O)        0.146     7.772 r  cells_x[6].cells_y[5].CELL/state_q_i_9__20/O
                         net (fo=1, routed)           1.036     8.808    cells_x[6].cells_y[4].CELL/state_q_reg_10
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.328     9.136 f  cells_x[6].cells_y[4].CELL/state_q_i_3__20/O
                         net (fo=1, routed)           0.674     9.810    cells_x[6].cells_y[4].CELL/state_q_i_3__20_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.934 r  cells_x[6].cells_y[4].CELL/state_q_i_1__35/O
                         net (fo=1, routed)           0.000     9.934    cells_x[5].cells_y[5].CELL/state_q_reg_7
    SLICE_X58Y90         FDRE                                         r  cells_x[5].cells_y[5].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.506    88.200    cells_x[5].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  cells_x[5].cells_y[5].CELL/state_q_reg/C
                         clock pessimism              0.271    88.472    
                         clock uncertainty           -0.035    88.436    
    SLICE_X58Y90         FDRE (Setup_fdre_C_D)        0.029    88.465    cells_x[5].cells_y[5].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                 78.531    

Slack (MET) :             78.680ns  (required time - arrival time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.704ns (15.282%)  route 3.903ns (84.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.618     5.162    clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  game_counter_reg[23]/Q
                         net (fo=57, routed)          1.487     7.104    cells_x[7].cells_y[7].CELL/O4[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  cells_x[7].cells_y[7].CELL/state_q_i_6__34/O
                         net (fo=32, routed)          2.416     9.644    cells_x[5].cells_y[1].CELL/state_q_reg_8
    SLICE_X62Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.768 r  cells_x[5].cells_y[1].CELL/state_q_i_1__24/O
                         net (fo=1, routed)           0.000     9.768    cells_x[4].cells_y[2].CELL/state_q_reg_5
    SLICE_X62Y84         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    88.197    cells_x[4].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.257    88.455    
                         clock uncertainty           -0.035    88.419    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)        0.029    88.448    cells_x[4].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                 78.680    

Slack (MET) :             78.749ns  (required time - arrival time)
  Source:                 cells_x[5].cells_y[6].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[6].cells_y[7].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.828ns (17.998%)  route 3.772ns (82.002%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 88.137 - 83.330 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.559     5.103    cells_x[5].cells_y[6].CELL/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  cells_x[5].cells_y[6].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.559 f  cells_x[5].cells_y[6].CELL/state_q_reg/Q
                         net (fo=32, routed)          1.900     7.458    cells_x[5].cells_y[7].CELL/bordered_cells_q_65
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.582 f  cells_x[5].cells_y[7].CELL/state_q_i_8__28/O
                         net (fo=1, routed)           1.193     8.775    cells_x[7].cells_y[6].CELL/state_q_reg_3
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.899 f  cells_x[7].cells_y[6].CELL/state_q_i_3__28/O
                         net (fo=1, routed)           0.680     9.579    cells_x[7].cells_y[6].CELL/state_q_i_3__28_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.703 r  cells_x[7].cells_y[6].CELL/state_q_i_1__45/O
                         net (fo=1, routed)           0.000     9.703    cells_x[6].cells_y[7].CELL/state_q_reg_7
    SLICE_X56Y93         FDRE                                         r  cells_x[6].cells_y[7].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.443    88.137    cells_x[6].cells_y[7].CELL/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  cells_x[6].cells_y[7].CELL/state_q_reg/C
                         clock pessimism              0.273    88.411    
                         clock uncertainty           -0.035    88.375    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)        0.077    88.452    cells_x[6].cells_y[7].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 78.749    

Slack (MET) :             78.912ns  (required time - arrival time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.704ns (16.047%)  route 3.683ns (83.953%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 88.195 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.618     5.162    clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  game_counter_reg[23]/Q
                         net (fo=57, routed)          1.487     7.104    cells_x[7].cells_y[7].CELL/O4[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  cells_x[7].cells_y[7].CELL/state_q_i_6__34/O
                         net (fo=32, routed)          2.196     9.425    cells_x[6].cells_y[1].CELL/state_q_reg_7
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.549 r  cells_x[6].cells_y[1].CELL/state_q_i_1__32/O
                         net (fo=1, routed)           0.000     9.549    cells_x[5].cells_y[2].CELL/state_q_reg_6
    SLICE_X58Y83         FDRE                                         r  cells_x[5].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501    88.195    cells_x[5].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X58Y83         FDRE                                         r  cells_x[5].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X58Y83         FDRE (Setup_fdre_C_D)        0.029    88.460    cells_x[5].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.460    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 78.912    

Slack (MET) :             78.918ns  (required time - arrival time)
  Source:                 cells_x[4].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.064ns (24.376%)  route 3.301ns (75.624%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.167    cells_x[4].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  cells_x[4].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  cells_x[4].cells_y[4].CELL/state_q_reg/Q
                         net (fo=30, routed)          1.819     7.442    cells_x[4].cells_y[3].CELL/bordered_cells_q_44
    SLICE_X60Y86         LUT4 (Prop_lut4_I1_O)        0.153     7.595 r  cells_x[4].cells_y[3].CELL/state_q_i_9__6/O
                         net (fo=1, routed)           0.817     8.412    cells_x[4].cells_y[2].CELL/state_q_reg_9
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.331     8.743 f  cells_x[4].cells_y[2].CELL/state_q_i_3__6/O
                         net (fo=1, routed)           0.665     9.408    cells_x[4].cells_y[2].CELL/state_q_i_3__6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.532 r  cells_x[4].cells_y[2].CELL/state_q_i_1__17/O
                         net (fo=1, routed)           0.000     9.532    cells_x[3].cells_y[3].CELL/state_q_reg_6
    SLICE_X61Y87         FDRE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    88.198    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.029    88.449    cells_x[3].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 78.918    

Slack (MET) :             78.920ns  (required time - arrival time)
  Source:                 cells_x[5].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[6].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.828ns (19.261%)  route 3.471ns (80.739%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.623     5.167    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.456     5.623 r  cells_x[5].cells_y[4].CELL/state_q_reg/Q
                         net (fo=30, routed)          2.155     7.778    cells_x[5].cells_y[5].CELL/bordered_cells_q_45
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124     7.902 f  cells_x[5].cells_y[5].CELL/state_q_i_4__25/O
                         net (fo=2, routed)           0.669     8.570    cells_x[7].cells_y[3].CELL/state_q_reg_3
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.694 f  cells_x[7].cells_y[3].CELL/state_q_i_3__25/O
                         net (fo=1, routed)           0.647     9.341    cells_x[7].cells_y[3].CELL/state_q_i_3__25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  cells_x[7].cells_y[3].CELL/state_q_i_1__42/O
                         net (fo=1, routed)           0.000     9.465    cells_x[6].cells_y[4].CELL/state_q_reg_6
    SLICE_X57Y88         FDRE                                         r  cells_x[6].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.440    88.134    cells_x[6].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  cells_x[6].cells_y[4].CELL/state_q_reg/C
                         clock pessimism              0.257    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.029    88.385    cells_x[6].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.385    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                 78.920    

Slack (MET) :             78.942ns  (required time - arrival time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.704ns (16.201%)  route 3.641ns (83.799%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.618     5.162    clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  game_counter_reg[23]/Q
                         net (fo=57, routed)          1.487     7.104    cells_x[7].cells_y[7].CELL/O4[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  cells_x[7].cells_y[7].CELL/state_q_i_6__34/O
                         net (fo=32, routed)          2.155     9.383    cells_x[5].cells_y[2].CELL/state_q_reg_12
    SLICE_X62Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.507 r  cells_x[5].cells_y[2].CELL/state_q_i_1__25/O
                         net (fo=1, routed)           0.000     9.507    cells_x[4].cells_y[3].CELL/state_q_reg_6
    SLICE_X62Y86         FDRE                                         r  cells_x[4].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    88.198    cells_x[4].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  cells_x[4].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X62Y86         FDRE (Setup_fdre_C_D)        0.029    88.449    cells_x[4].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 78.942    

Slack (MET) :             79.054ns  (required time - arrival time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.704ns (16.577%)  route 3.543ns (83.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.618     5.162    clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  game_counter_reg[23]/Q
                         net (fo=57, routed)          1.487     7.104    cells_x[7].cells_y[7].CELL/O4[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  cells_x[7].cells_y[7].CELL/state_q_i_6__34/O
                         net (fo=32, routed)          2.056     9.284    cells_x[6].cells_y[2].CELL/state_q_reg_11
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  cells_x[6].cells_y[2].CELL/state_q_i_1__33/O
                         net (fo=1, routed)           0.000     9.408    cells_x[5].cells_y[3].CELL/state_q_reg_7
    SLICE_X58Y85         FDRE                                         r  cells_x[5].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.503    88.197    cells_x[5].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  cells_x[5].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.271    88.469    
                         clock uncertainty           -0.035    88.433    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.029    88.462    cells_x[5].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 79.054    

Slack (MET) :             79.142ns  (required time - arrival time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.704ns (16.981%)  route 3.442ns (83.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.618     5.162    clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456     5.618 r  game_counter_reg[23]/Q
                         net (fo=57, routed)          1.487     7.104    cells_x[7].cells_y[7].CELL/O4[0]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  cells_x[7].cells_y[7].CELL/state_q_i_6__34/O
                         net (fo=32, routed)          1.955     9.183    cells_x[3].cells_y[1].CELL/state_q_reg_7
    SLICE_X65Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  cells_x[3].cells_y[1].CELL/state_q_i_1__8/O
                         net (fo=1, routed)           0.000     9.307    cells_x[2].cells_y[2].CELL/state_q_reg_4
    SLICE_X65Y85         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.504    88.198    cells_x[2].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.257    88.456    
                         clock uncertainty           -0.035    88.420    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.029    88.449    cells_x[2].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.449    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                 79.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.494    cells_x[1].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  cells_x[1].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  cells_x[1].cells_y[3].CELL/state_q_reg/Q
                         net (fo=14, routed)          0.168     1.803    cells_x[2].cells_y[2].CELL/bordered_cells_q_31
    SLICE_X61Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  cells_x[2].cells_y[2].CELL/state_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.848    cells_x[1].cells_y[3].CELL/state_q_reg_4
    SLICE_X61Y88         FDRE                                         r  cells_x[1].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.009    cells_x[1].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  cells_x[1].cells_y[3].CELL/state_q_reg/C
                         clock pessimism             -0.515     1.494    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.091     1.585    cells_x[1].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cells_x[5].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.494    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  cells_x[5].cells_y[4].CELL/state_q_reg/Q
                         net (fo=30, routed)          0.168     1.803    cells_x[6].cells_y[3].CELL/bordered_cells_q_45
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  cells_x[6].cells_y[3].CELL/state_q_i_1__34/O
                         net (fo=1, routed)           0.000     1.848    cells_x[5].cells_y[4].CELL/state_q_reg_6
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.009    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
                         clock pessimism             -0.515     1.494    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.091     1.585    cells_x[5].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[5].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[5].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.494    cells_x[1].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  cells_x[1].cells_y[5].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  cells_x[1].cells_y[5].CELL/state_q_reg/Q
                         net (fo=14, routed)          0.175     1.833    cells_x[2].cells_y[4].CELL/bordered_cells_q_51
    SLICE_X60Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  cells_x[2].cells_y[4].CELL/state_q_i_1__3/O
                         net (fo=1, routed)           0.000     1.878    cells_x[1].cells_y[5].CELL/state_q_reg_4
    SLICE_X60Y89         FDRE                                         r  cells_x[1].cells_y[5].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.009    cells_x[1].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  cells_x[1].cells_y[5].CELL/state_q_reg/C
                         clock pessimism             -0.515     1.494    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.120     1.614    cells_x[1].cells_y[5].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[7].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[7].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.497    cells_x[1].cells_y[7].CELL/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[7].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cells_x[1].cells_y[7].CELL/state_q_reg/Q
                         net (fo=12, routed)          0.179     1.817    cells_x[2].cells_y[6].CELL/bordered_cells_q_71
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  cells_x[2].cells_y[6].CELL/state_q_i_1__5/O
                         net (fo=1, routed)           0.000     1.862    cells_x[1].cells_y[7].CELL/state_q_reg_4
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[7].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.863     2.013    cells_x[1].cells_y[7].CELL/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[7].CELL/state_q_reg/C
                         clock pessimism             -0.516     1.497    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091     1.588    cells_x[1].cells_y[7].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[7].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[8].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.497    cells_x[1].cells_y[7].CELL/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[7].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cells_x[1].cells_y[7].CELL/state_q_reg/Q
                         net (fo=12, routed)          0.181     1.819    cells_x[2].cells_y[7].CELL/bordered_cells_q_71
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  cells_x[2].cells_y[7].CELL/state_q_i_1__6/O
                         net (fo=1, routed)           0.000     1.864    cells_x[1].cells_y[8].CELL/state_q_reg_1
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[8].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.863     2.013    cells_x[1].cells_y[8].CELL/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cells_x[1].cells_y[8].CELL/state_q_reg/C
                         clock pessimism             -0.516     1.497    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.092     1.589    cells_x[1].cells_y[8].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[1].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[1].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.493    cells_x[1].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  cells_x[1].cells_y[1].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  cells_x[1].cells_y[1].CELL/state_q_reg/Q
                         net (fo=7, routed)           0.180     1.814    cells_x[2].cells_y[2].CELL/bordered_cells_q_11
    SLICE_X63Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  cells_x[2].cells_y[2].CELL/state_q_i_1/O
                         net (fo=1, routed)           0.000     1.859    cells_x[1].cells_y[1].CELL/state_q_reg_0
    SLICE_X63Y85         FDRE                                         r  cells_x[1].cells_y[1].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.008    cells_x[1].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  cells_x[1].cells_y[1].CELL/state_q_reg/C
                         clock pessimism             -0.515     1.493    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.091     1.584    cells_x[1].cells_y[1].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.589     1.493    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=30, routed)          0.180     1.814    cells_x[4].cells_y[2].CELL/bordered_cells_q_33
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  cells_x[4].cells_y[2].CELL/state_q_i_1__17/O
                         net (fo=1, routed)           0.000     1.859    cells_x[3].cells_y[3].CELL/state_q_reg_6
    SLICE_X61Y87         FDRE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.858     2.007    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
                         clock pessimism             -0.514     1.493    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.091     1.584    cells_x[3].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cells_x[6].cells_y[2].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[6].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.562     1.466    cells_x[6].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  cells_x[6].cells_y[2].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cells_x[6].cells_y[2].CELL/state_q_reg/Q
                         net (fo=23, routed)          0.180     1.787    cells_x[7].cells_y[1].CELL/bordered_cells_q_26
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  cells_x[7].cells_y[1].CELL/state_q_i_1__40/O
                         net (fo=1, routed)           0.000     1.832    cells_x[6].cells_y[2].CELL/state_q_reg_5
    SLICE_X57Y84         FDRE                                         r  cells_x[6].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.978    cells_x[6].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  cells_x[6].cells_y[2].CELL/state_q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.091     1.557    cells_x[6].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cells_x[7].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[7].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.465    cells_x[7].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  cells_x[7].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cells_x[7].cells_y[3].CELL/state_q_reg/Q
                         net (fo=24, routed)          0.180     1.786    cells_x[8].cells_y[2].CELL/bordered_cells_q_37
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  cells_x[8].cells_y[2].CELL/state_q_i_1__49/O
                         net (fo=1, routed)           0.000     1.831    cells_x[7].cells_y[3].CELL/state_q_reg_2
    SLICE_X55Y87         FDRE                                         r  cells_x[7].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.980    cells_x[7].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  cells_x[7].cells_y[3].CELL/state_q_reg/C
                         clock pessimism             -0.515     1.465    
    SLICE_X55Y87         FDRE (Hold_fdre_C_D)         0.091     1.556    cells_x[7].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cells_x[7].cells_y[6].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[7].cells_y[6].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.467    cells_x[7].cells_y[6].CELL/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  cells_x[7].cells_y[6].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  cells_x[7].cells_y[6].CELL/state_q_reg/Q
                         net (fo=26, routed)          0.187     1.818    cells_x[7].cells_y[6].CELL/bordered_cells_q_67
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  cells_x[7].cells_y[6].CELL/state_q_i_1__52/O
                         net (fo=1, routed)           0.000     1.863    cells_x[7].cells_y[6].CELL/state_q_i_1__52_n_0
    SLICE_X54Y91         FDRE                                         r  cells_x[7].cells_y[6].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.833     1.983    cells_x[7].cells_y[6].CELL/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  cells_x[7].cells_y[6].CELL/state_q_reg/C
                         clock pessimism             -0.516     1.467    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.120     1.587    cells_x[7].cells_y[6].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   display_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y83   display_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y83   display_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y84   display_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   display_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   display_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y81   display_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y82   display_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y82   display_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y81   display_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y81   display_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y83   display_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y83   display_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y83   display_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y83   display_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y84   display_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y84   display_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y81   display_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X61Y81   display_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y81   display_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y81   display_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y83   display_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y83   display_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y83   display_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y83   display_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y84   display_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y84   display_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y81   display_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X61Y81   display_counter_reg[1]/C



