{
  "main": {
    "id": "a2471a2e93cebe3e",
    "type": "split",
    "children": [
      {
        "id": "eea08a33ea7dda02",
        "type": "tabs",
        "children": [
          {
            "id": "8f67e723fdf43ca1",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "AICE1002/System Verilog.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "8a93011edc61fc40",
            "type": "leaf",
            "state": {
              "type": "empty",
              "state": {}
            }
          },
          {
            "id": "0daa9b3ee04e0e11",
            "type": "leaf",
            "state": {
              "type": "kanban",
              "state": {
                "file": "Todo.md",
                "kanbanViewState": {
                  "kanban-plugin": "board",
                  "list-collapse": [
                    false,
                    false
                  ]
                }
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "3d433275695db3b0",
    "type": "split",
    "children": [
      {
        "id": "90f68e6b65bd8644",
        "type": "tabs",
        "children": [
          {
            "id": "6e9b6cc100d15d12",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "4ca1a25034c0f445",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "213f7c5edab87f6d",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "horizontal",
    "width": 200
  },
  "right": {
    "id": "5625511c4deba88d",
    "type": "split",
    "children": [
      {
        "id": "458a4cc30e31e7d4",
        "type": "tabs",
        "children": [
          {
            "id": "984c4a23e82cc94f",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "AICE1002/System Verilog.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "612e47635e3186be",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "AICE1002/System Verilog.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "4dd89dff33430a3c",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "8010a81a19b3b6c0",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "AICE1002/System Verilog.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "table-editor-obsidian:Advanced Tables Toolbar": false,
      "obsidian-excalidraw-plugin:Create new drawing": false,
      "obsidian-git:Open Git source control": false,
      "obsidian-kanban:Create new board": false,
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "8f67e723fdf43ca1",
  "lastOpenFiles": [
    "AICE1003/01-10-2024.md",
    "AICE1003/04-10-2024.md",
    "AICE1004/03-01-2024.md",
    "AICE1004/04-01-2024.md",
    "AICE1004/07-10-2024.md",
    "AICE1004/07-10-2024 Visual Proof.png",
    "AICE1004/10-10-2024.md",
    "AICE1004/11-10-2024.md",
    "Todo.md",
    "AICE1001/EU AI Act.md",
    "SUCSS/OSINT.md",
    "AICE1002/System Verilog.md",
    "SUCSS",
    "AICE1000-Labs/AICE1003_Lab2/logbook.md",
    "AICE1000-Labs/AICE1003_Lab2/main3.py",
    "AICE1000-Labs/AICE1003_Lab2/main2.py",
    "AICE1000-Labs/AICE1003_Lab2/main copy.py",
    "AICE1000-Labs/AICE1003_Lab2/tests.txt",
    "AICE1001/Copyright and Patents.md",
    "AICE1001/GDPR.md",
    "Untitled Kanban.md",
    "AICE1001/03-10-2024.md",
    "AICE1002/images/Combinatorial_Logic-Karnaugh_Map_with_x.png",
    "AICE1002/images/Combinatorial_Logic-Karnaugh_Maps.png",
    "AICE1002/images/Combinatorial_Logic-Tri-State_Buffer.png",
    "AICE1002/images/Combinatorial_Logic-Multiplexer.png",
    "AICE1002/images/Combinatorial_Logic-NOR_with_x.png",
    "AICE1002/Combinatorial Logic.md",
    "AICE1002/images/Combinatorial_Logic-NAND_with_x.png",
    "AICE1002/images/Combinatorial_Logic-XOR_with_x.png",
    "AICE1002/images/Combinatorial_Logic-OR_with_x.png",
    "AICE1002/images/Combinatorial_Logic-NOT_with_x.png",
    "AICE1002/images",
    "AICE1002/02-10-2024.md",
    "AICE1002/01-10-2024.md",
    "AICE1000-Labs/AICE1001_Lab1/OSINT.md",
    "AICE1000-Labs/AICE1001_Lab1",
    "SUCSS",
    "New folder",
    "AICE1000-Labs/AICE1003_Lab1/helloworld.py",
    "AICE1002/Drawing 2024-10-01 12.13.04.excalidraw.md",
    "AICE1000-Labs/AICE1003 Lab 1/AICE1003 P0 - Hello, World!.md",
    "AICE1004/30-09-2024.md",
    "AICE1003/30-09-2024.md",
    "Welcome.md"
  ]
}