{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544144592435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544144592442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 20:03:12 2018 " "Processing started: Thu Dec 06 20:03:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544144592442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144592442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144592442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544144593295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544144593295 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosII.qsys " "Elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144604564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:29 Progress: Loading DE0Nano_NIOSII/niosII.qsys " "2018.12.06.20:03:29 Progress: Loading DE0Nano_NIOSII/niosII.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144609491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:30 Progress: Reading input file " "2018.12.06.20:03:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144610544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:30 Progress: Adding adc_0 \[altera_up_avalon_adc 17.1\] " "2018.12.06.20:03:30 Progress: Adding adc_0 \[altera_up_avalon_adc 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144610648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:31 Progress: Parameterizing module adc_0 " "2018.12.06.20:03:31 Progress: Parameterizing module adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144611913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:31 Progress: Adding clock_50 \[clock_source 17.1\] " "2018.12.06.20:03:31 Progress: Adding clock_50 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144611913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module clock_50 " "2018.12.06.20:03:32 Progress: Parameterizing module clock_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding cpu \[altera_nios2_gen2 17.1\] " "2018.12.06.20:03:32 Progress: Adding cpu \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module cpu " "2018.12.06.20:03:32 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\] " "2018.12.06.20:03:32 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module epcs " "2018.12.06.20:03:32 Progress: Parameterizing module epcs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding jtag \[altera_avalon_jtag_uart 17.1\] " "2018.12.06.20:03:32 Progress: Adding jtag \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module jtag " "2018.12.06.20:03:32 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.1\] " "2018.12.06.20:03:32 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module port_gpio_0 " "2018.12.06.20:03:32 Progress: Parameterizing module port_gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.1\] " "2018.12.06.20:03:32 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module port_key " "2018.12.06.20:03:32 Progress: Parameterizing module port_key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.1\] " "2018.12.06.20:03:32 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module port_led " "2018.12.06.20:03:32 Progress: Parameterizing module port_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.1\] " "2018.12.06.20:03:32 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module port_sw " "2018.12.06.20:03:32 Progress: Parameterizing module port_sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding ram_clk \[clock_source 17.1\] " "2018.12.06.20:03:32 Progress: Adding ram_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module ram_clk " "2018.12.06.20:03:32 Progress: Parameterizing module ram_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2018.12.06.20:03:32 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module rs232_0 " "2018.12.06.20:03:32 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.1\] " "2018.12.06.20:03:32 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module rs232_1 " "2018.12.06.20:03:32 Progress: Parameterizing module rs232_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2018.12.06.20:03:32 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module sdram " "2018.12.06.20:03:32 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding sys_clk \[clock_source 17.1\] " "2018.12.06.20:03:32 Progress: Adding sys_clk \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module sys_clk " "2018.12.06.20:03:32 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.1\] " "2018.12.06.20:03:32 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module sys_id " "2018.12.06.20:03:32 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding sys_pll \[altpll 17.1\] " "2018.12.06.20:03:32 Progress: Adding sys_pll \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module sys_pll " "2018.12.06.20:03:32 Progress: Parameterizing module sys_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2018.12.06.20:03:32 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing module timer_0 " "2018.12.06.20:03:32 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Building connections " "2018.12.06.20:03:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Parameterizing connections " "2018.12.06.20:03:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:32 Progress: Validating " "2018.12.06.20:03:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144612611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.06.20:03:33 Progress: Done reading input file " "2018.12.06.20:03:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144613973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design. " "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: Time stamp will be automatically updated when this component is generated. " "NiosII.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144615713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH " "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144616718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0 " "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_010.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11 " "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144620882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0: Starting Generation of ADC Controller for DE-series Board " "Adc_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144627109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0: E:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0002_sopcgen/niosII_adc_0.v " "Adc_0: E:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0002_sopcgen/niosII_adc_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144627110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0: \"niosII\" instantiated altera_up_avalon_adc \"adc_0\" " "Adc_0: \"niosII\" instantiated altera_up_avalon_adc \"adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144630013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144631405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Starting RTL generation for module 'niosII_epcs' " "Epcs: Starting RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144631474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0005_epcs_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0005_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \] " "Epcs:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0005_epcs_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0005_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144631474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Done RTL generation for module 'niosII_epcs' " "Epcs: Done RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144631962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\" " "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144631969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'niosII_jtag' " "Jtag: Starting RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0006_jtag_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0006_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0006_jtag_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0006_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'niosII_jtag' " "Jtag: Done RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: Starting Generation of Parallel Port " "Port_gpio_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\" " "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: Starting Generation of Parallel Port " "Port_key: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\" " "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: Starting Generation of Parallel Port " "Port_led: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\" " "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: Starting Generation of Parallel Port " "Port_sw: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\" " "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'niosII_sdram' " "Sdram: Starting RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0012_sdram_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0012_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec E:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0012_sdram_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0012_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144632807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'niosII_sdram' " "Sdram: Done RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144633349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144633353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144633360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\" " "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144634862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'niosII_timer_0' " "Timer_0: Starting RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144634872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec E:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I E:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0016_timer_0_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0016_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec E:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I E:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0016_timer_0_gen/ --quartus_dir=E:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0016_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144634872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'niosII_timer_0' " "Timer_0: Done RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144635225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144635230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144648665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144649374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144650097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144650809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144651520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144652232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144652953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144653660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144654368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144655102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144655822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144656520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144657235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144657949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosII_cpu_cpu' " "Cpu: Starting RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec E:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I E:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0020_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0020_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec E:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I E:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0020_cpu_gen/ --quartus_bindir=E:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/CARLOS~1/AppData/Local/Temp/alt7872_7534706980464580914.dir/0020_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144668675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:29 (*) Starting Nios II generation " "Cpu: # 2018.12.06 20:04:29 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:29 (*)   Checking for plaintext license. " "Cpu: # 2018.12.06 20:04:29 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   Couldn't query license setup in Quartus directory E:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2018.12.06 20:04:30 (*)   Couldn't query license setup in Quartus directory E:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.06 20:04:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.06 20:04:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   Plaintext license not found. " "Cpu: # 2018.12.06 20:04:30 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.06 20:04:30 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.06 20:04:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:30 (*)   Creating all objects for CPU " "Cpu: # 2018.12.06 20:04:30 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:31 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.06 20:04:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:31 (*)   Creating plain-text RTL " "Cpu: # 2018.12.06 20:04:31 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.06 20:04:32 (*) Done Nios II generation " "Cpu: # 2018.12.06 20:04:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosII_cpu_cpu' " "Cpu: Done RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"adc_0_adc_slave_translator\" " "Adc_0_adc_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"adc_0_adc_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"adc_0_adc_slave_agent\" " "Adc_0_adc_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"adc_0_adc_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_0_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"adc_0_adc_slave_agent_rsp_fifo\" " "Adc_0_adc_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"adc_0_adc_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\" " "Router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_009: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_009\" " "Cmd_mux_009: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\" " "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144672672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144674111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_012\" " "Avalon_st_adapter_012: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144675460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144675460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_012\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_012\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144675470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Done \"niosII\" with 45 modules, 75 files " "NiosII: Done \"niosII\" with 45 modules, 75 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144675470 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosII.qsys " "Finished elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144676623 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Ultrasonido.v(45) " "Verilog HDL Expression warning at Ultrasonido.v(45): truncated literal to match 4 bits" {  } { { "rtl/Ultrasonido.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/Ultrasonido.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1544144676909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ultrasonido.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ultrasonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ultrasonido " "Found entity 1: Ultrasonido" {  } { { "rtl/Ultrasonido.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/Ultrasonido.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/modulopwm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/modulopwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloPWM " "Found entity 1: moduloPWM" {  } { { "rtl/moduloPWM.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloPWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/moduloestadoinfrarojo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/moduloestadoinfrarojo.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloEstadoInfrarojo " "Found entity 1: moduloEstadoInfrarojo" {  } { { "rtl/moduloEstadoInfrarojo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloEstadoInfrarojo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/modulocontadorinfrarojo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/modulocontadorinfrarojo.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloContadorInfrarojo " "Found entity 1: moduloContadorInfrarojo" {  } { { "rtl/moduloContadorInfrarojo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz " "Found entity 1: Matriz" {  } { { "rtl/Matriz.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/Matriz.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(125) " "Verilog HDL information at matrix_ctrl.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/matrix_ctrl.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/matrix_ctrl.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544144676939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/matrix_ctrl.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144676939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/matrix_ctrl.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/leds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Leds " "Found entity 1: Leds" {  } { { "rtl/Leds.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/Imagen.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/Imagen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "rtl/contador.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niosii/submodules/altera_default_burst_converter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niosii/submodules/altera_incr_burst_converter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niosii/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676994 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144676994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144676994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/niosii/submodules/altera_up_rs232_counters.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677086 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544144677088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_adc_0 " "Found entity 1: niosII_adc_0" {  } { { "db/ip/niosii/submodules/niosii_adc_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_epcs_sub " "Found entity 1: niosII_epcs_sub" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677170 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_epcs " "Found entity 2: niosII_epcs" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_sim_scfifo_w " "Found entity 1: niosII_jtag_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677180 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_scfifo_w " "Found entity 2: niosII_jtag_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677180 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_sim_scfifo_r " "Found entity 3: niosII_jtag_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677180 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_scfifo_r " "Found entity 4: niosII_jtag_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677180 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag " "Found entity 5: niosII_jtag" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_012 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_012" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_009 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_009" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677245 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677252 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677258 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_011_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677265 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_011 " "Found entity 2: niosII_mm_interconnect_0_router_011" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544144677268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_014_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_014_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677272 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_014 " "Found entity 2: niosII_mm_interconnect_0_router_014" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_009 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_009" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_gpio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_gpio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_gpio_0 " "Found entity 1: niosII_port_gpio_0" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_key " "Found entity 1: niosII_port_key" {  } { { "db/ip/niosii/submodules/niosii_port_key.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_led " "Found entity 1: niosII_port_led" {  } { { "db/ip/niosii/submodules/niosii_port_led.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_led.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_sw " "Found entity 1: niosII_port_sw" {  } { { "db/ip/niosii/submodules/niosii_port_sw.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_rs232_0 " "Found entity 1: niosII_rs232_0" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sdram_input_efifo_module " "Found entity 1: niosII_sdram_input_efifo_module" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677323 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sdram " "Found entity 2: niosII_sdram" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_id " "Found entity 1: niosII_sys_id" {  } { { "db/ip/niosii/submodules/niosii_sys_id.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_pll_dffpipe_l2c " "Found entity 1: niosII_sys_pll_dffpipe_l2c" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677333 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sys_pll_stdsync_sv6 " "Found entity 2: niosII_sys_pll_stdsync_sv6" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677333 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_sys_pll_altpll_8ra2 " "Found entity 3: niosII_sys_pll_altpll_8ra2" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677333 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_sys_pll " "Found entity 4: niosII_sys_pll" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_timer_0 " "Found entity 1: niosII_timer_0" {  } { { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144677343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_epcs.v(402) " "Verilog HDL or VHDL warning at niosii_epcs.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1544144677371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(318) " "Verilog HDL or VHDL warning at niosii_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1544144677374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(328) " "Verilog HDL or VHDL warning at niosii_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1544144677374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(338) " "Verilog HDL or VHDL warning at niosii_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1544144677375 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(682) " "Verilog HDL or VHDL warning at niosii_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1544144677376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0nano_niosii.v 1 1 " "Using design file de0nano_niosii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Nano_NIOSII " "Found entity 1: DE0Nano_NIOSII" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144677730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544144677730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0Nano_NIOSII " "Elaborating entity \"DE0Nano_NIOSII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544144677736 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N de0nano_niosii.v(103) " "Output port \"G_SENSOR_CS_N\" at de0nano_niosii.v(103) has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544144677738 "|DE0Nano_NIOSII"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0nano_niosii.v(105) " "Output port \"I2C_SCLK\" at de0nano_niosii.v(105) has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544144677738 "|DE0Nano_NIOSII"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloEstadoInfrarojo moduloEstadoInfrarojo:u1 " "Elaborating entity \"moduloEstadoInfrarojo\" for hierarchy \"moduloEstadoInfrarojo:u1\"" {  } { { "de0nano_niosii.v" "u1" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 moduloEstadoInfrarojo.v(34) " "Verilog HDL assignment warning at moduloEstadoInfrarojo.v(34): truncated value with size 32 to match size of target (8)" {  } { { "rtl/moduloEstadoInfrarojo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloEstadoInfrarojo.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544144677748 "|DE0Nano_NIOSII|moduloEstadoInfrarojo:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloContadorInfrarojo moduloEstadoInfrarojo:u1\|moduloContadorInfrarojo:contador " "Elaborating entity \"moduloContadorInfrarojo\" for hierarchy \"moduloEstadoInfrarojo:u1\|moduloContadorInfrarojo:contador\"" {  } { { "rtl/moduloEstadoInfrarojo.v" "contador" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloEstadoInfrarojo.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 moduloContadorInfrarojo.v(37) " "Verilog HDL assignment warning at moduloContadorInfrarojo.v(37): truncated value with size 32 to match size of target (20)" {  } { { "rtl/moduloContadorInfrarojo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544144677755 "|DE0Nano_NIOSII|moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 moduloContadorInfrarojo.v(56) " "Verilog HDL assignment warning at moduloContadorInfrarojo.v(56): truncated value with size 32 to match size of target (20)" {  } { { "rtl/moduloContadorInfrarojo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544144677755 "|DE0Nano_NIOSII|moduloEstadoInfrarojo:u1|moduloContadorInfrarojo:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII niosII:u0 " "Elaborating entity \"niosII\" for hierarchy \"niosII:u0\"" {  } { { "de0nano_niosii.v" "u0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_adc_0 niosII:u0\|niosII_adc_0:adc_0 " "Elaborating entity \"niosII_adc_0\" for hierarchy \"niosII:u0\|niosII_adc_0:adc_0\"" {  } { { "db/ip/niosii/niosii.v" "adc_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/niosii/submodules/niosii_adc_0.v" "ADC_CTRL" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_adc_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII:u0\|niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\"" {  } { { "db/ip/niosii/niosii.v" "cpu" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "cpu" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144677988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678147 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144678147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144678234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144678234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678403 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144678403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144678837 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144678837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144678919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144678919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144678960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144679175 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144679175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144679885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs niosII:u0\|niosII_epcs:epcs " "Elaborating entity \"niosII_epcs\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\"" {  } { { "db/ip/niosii/niosii.v" "epcs" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_epcs_sub niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub " "Elaborating entity \"niosII_epcs_sub\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|niosII_epcs_sub:the_niosII_epcs_sub\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "the_niosII_epcs_sub" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "the_boot_copier_rom" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_epcs_boot_rom.hex " "Parameter \"init_file\" = \"niosII_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680276 ""}  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144680276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0941 " "Found entity 1: altsyncram_0941" {  } { { "db/altsyncram_0941.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_0941.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144680358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144680358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0941 niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated " "Elaborating entity \"altsyncram_0941\" for hierarchy \"niosII:u0\|niosII_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_0941:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag niosII:u0\|niosII_jtag:jtag " "Elaborating entity \"niosII_jtag\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\"" {  } { { "db/ip/niosii/niosii.v" "jtag" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_w niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w " "Elaborating entity \"niosII_jtag_scfifo_w\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "the_niosII_jtag_scfifo_w" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "wfifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144680882 ""}  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144680882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144680958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144680958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144680961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144681000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144681000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144681043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144681043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144681121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144681121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144681203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144681203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144681292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144681292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_w:the_niosII_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_scfifo_r niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r " "Elaborating entity \"niosII_jtag_scfifo_r\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|niosII_jtag_scfifo_r:the_niosII_jtag_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "the_niosII_jtag_scfifo_r" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "niosII_jtag_alt_jtag_atlantic" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Instantiated megafunction \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144681807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144681807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144681807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144681807 ""}  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144681807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosII:u0\|niosII_jtag:jtag\|alt_jtag_atlantic:niosII_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144681988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_gpio_0 niosII:u0\|niosII_port_gpio_0:port_gpio_0 " "Elaborating entity \"niosII_port_gpio_0\" for hierarchy \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\"" {  } { { "db/ip/niosii/niosii.v" "port_gpio_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_key niosII:u0\|niosII_port_key:port_key " "Elaborating entity \"niosII_port_key\" for hierarchy \"niosII:u0\|niosII_port_key:port_key\"" {  } { { "db/ip/niosii/niosii.v" "port_key" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosii_port_key.v(91) " "Verilog HDL or VHDL warning at niosii_port_key.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_port_key.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144682025 "|DE0Nano_NIOSII|niosII:u0|niosII_port_key:port_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_led niosII:u0\|niosII_port_led:port_led " "Elaborating entity \"niosII_port_led\" for hierarchy \"niosII:u0\|niosII_port_led:port_led\"" {  } { { "db/ip/niosii/niosii.v" "port_led" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_port_sw niosII:u0\|niosII_port_sw:port_sw " "Elaborating entity \"niosII_port_sw\" for hierarchy \"niosII:u0\|niosII_port_sw:port_sw\"" {  } { { "db/ip/niosii/niosii.v" "port_sw" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data niosii_port_sw.v(91) " "Verilog HDL or VHDL warning at niosii_port_sw.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_port_sw.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144682051 "|DE0Nano_NIOSII|niosII:u0|niosII_port_sw:port_sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_rs232_0 niosII:u0\|niosII_rs232_0:rs232_0 " "Elaborating entity \"niosII_rs232_0\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\"" {  } { { "db/ip/niosii/niosii.v" "rs232_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity niosii_rs232_0.v(104) " "Verilog HDL or VHDL warning at niosii_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144682064 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "RS232_In_Deserializer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/niosii/submodules/altera_up_rs232_counters.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544144682080 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144682273 ""}  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144682273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144682844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144682844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "RS232_Out_Serializer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144682877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram niosII:u0\|niosII_sdram:sdram " "Elaborating entity \"niosII_sdram\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\"" {  } { { "db/ip/niosii/niosii.v" "sdram" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sdram_input_efifo_module niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module " "Elaborating entity \"niosII_sdram_input_efifo_module\" for hierarchy \"niosII:u0\|niosII_sdram:sdram\|niosII_sdram_input_efifo_module:the_niosII_sdram_input_efifo_module\"" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "the_niosII_sdram_input_efifo_module" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_id niosII:u0\|niosII_sys_id:sys_id " "Elaborating entity \"niosII_sys_id\" for hierarchy \"niosII:u0\|niosII_sys_id:sys_id\"" {  } { { "db/ip/niosii/niosii.v" "sys_id" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll niosII:u0\|niosII_sys_pll:sys_pll " "Elaborating entity \"niosII_sys_pll\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\"" {  } { { "db/ip/niosii/niosii.v" "sys_pll" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_stdsync_sv6 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"niosII_sys_pll_stdsync_sv6\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "stdsync2" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_dffpipe_l2c niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosII_sys_pll_dffpipe_l2c\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_stdsync_sv6:stdsync2\|niosII_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "dffpipe3" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_pll_altpll_8ra2 niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1 " "Elaborating entity \"niosII_sys_pll_altpll_8ra2\" for hierarchy \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\"" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "sd1" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_timer_0 niosII:u0\|niosII_timer_0:timer_0 " "Elaborating entity \"niosII_timer_0\" for hierarchy \"niosII:u0\|niosII_timer_0:timer_0\"" {  } { { "db/ip/niosii/niosii.v" "timer_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144683802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_0_adc_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "adc_0_adc_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:port_led_avalon_parallel_port_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "port_led_avalon_parallel_port_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_pll_pll_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_pll_pll_slave_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "timer_0_s1_translator" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "adc_0_adc_slave_agent" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_0_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "adc_0_adc_slave_agent_rsp_fifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rdata_fifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 3972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_001" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144684954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_011 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"niosII_mm_interconnect_0_router_011\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_011" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_011_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\|niosII_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_011_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_011:router_011\|niosII_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_014 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"niosII_mm_interconnect_0_router_014\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_014:router_014\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_014" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_014_default_decode niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_014:router_014\|niosII_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_014_default_decode\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_014:router_014\|niosII_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_009 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_009\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux_009" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv" "arb" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 4899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux_009 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux_009\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux_009" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144685470 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144685471 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544144685471 "|DE0Nano_NIOSII|niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "crosser" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 5678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_012 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_012\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter_012" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 6026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0\" for hierarchy \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v" "error_adapter_0" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII:u0\|niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII:u0\|niosII_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144685990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosII:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/niosii/niosii.v" "irq_synchronizer" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144686057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544144686057 ""}  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544144686057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosII:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosII:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosII:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_002" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144686133 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1544144688535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.12.06.20:04:53 Progress: Loading sldaac3538a/alt_sld_fab_wrapper_hw.tcl " "2018.12.06.20:04:53 Progress: Loading sldaac3538a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144693380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144697189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144697385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144702817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144703065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144703362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144703601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144703611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144703611 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1544144704329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaac3538a/alt_sld_fab.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144704732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144704732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144704890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144704890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144704900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144704900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144705021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144705021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144705186 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144705186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144705186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/sldaac3538a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544144705313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144705313 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 37 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 67 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 97 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 127 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 157 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 187 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 217 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 247 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 316 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_1|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 37 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 67 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 97 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 127 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 157 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 187 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 217 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"niosII:u0\|niosII_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/altsyncram_dqb1.tdf" 247 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/a_dpfifo_tq31.tdf" 45 2 0 } } { "db/scfifo_a341.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/scfifo_a341.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 195 0 0 } } { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 271 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 301 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144707742 "|DE0Nano_NIOSII|niosII:u0|niosII_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544144707742 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544144707742 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[28\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[28\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[29\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[29\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[30\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[30\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[31\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[31\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[27\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[27\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[26\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[26\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[25\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[25\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[24\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[24\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[23\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[23\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[22\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[22\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[21\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[21\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[20\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[20\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[19\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[19\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[18\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[18\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[17\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[17\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[16\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[16\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[15\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[15\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[14\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[14\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[13\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[13\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[12\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[12\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[11\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[11\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[10\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[10\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[9\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[9\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[8\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[8\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[7\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[7\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[6\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[6\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[5\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[5\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[4\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[4\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[3\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[3\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[2\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[2\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[1\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[1\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[0\]~synth " "Converted tri-state buffer \"niosII:u0\|niosII_port_gpio_0:port_gpio_0\|GPIO_0\[0\]~synth\" feeding internal logic into a wire" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1544144708574 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1544144708574 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"niosII:u0\|niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544144710027 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544144710027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544144713441 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544144713649 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544144713649 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1544144713649 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1544144713649 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 442 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 243 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 132 -1 0 } } { "db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 356 -1 0 } } { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 253 -1 0 } } { "db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2878 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3878 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 306 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3500 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2099 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 352 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 167 -1 0 } } { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 176 -1 0 } } { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544144713706 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544144713706 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\] niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 " "Register \"niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]\" is converted into an equivalent circuit using register \"niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~_emulated\" and latch \"niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1\"" {  } { { "db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v" 615 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1544144713707 "|DE0Nano_NIOSII|niosII:u0|niosII_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1544144713707 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144715768 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544144715768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544144715769 "|DE0Nano_NIOSII|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544144715769 "|DE0Nano_NIOSII|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544144715769 "|DE0Nano_NIOSII|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544144715769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144716163 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "446 " "446 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544144720024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg " "Generated suppressed messages file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144721120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544144723290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544144723290 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544144723857 "|DE0Nano_NIOSII|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544144723857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5321 " "Implemented 5321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544144723858 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544144723858 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544144723858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5001 " "Implemented 5001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544144723858 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544144723858 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544144723858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544144723858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544144723956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 20:05:23 2018 " "Processing ended: Thu Dec 06 20:05:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544144723956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544144723956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544144723956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544144723956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544144725813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544144725820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 20:05:25 2018 " "Processing started: Thu Dec 06 20:05:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544144725820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544144725820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544144725820 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1544144726023 ""}
{ "Info" "0" "" "Project  = DE0Nano_NIOSII" {  } {  } 0 0 "Project  = DE0Nano_NIOSII" 0 0 "Fitter" 0 0 1544144726024 ""}
{ "Info" "0" "" "Revision = DE0Nano_NIOSII" {  } {  } 0 0 "Revision = DE0Nano_NIOSII" 0 0 "Fitter" 0 0 1544144726024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544144726300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544144726301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0Nano_NIOSII EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0Nano_NIOSII\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544144726352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544144726444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544144726444 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 150 -1 0 } } { "" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544144726505 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 150 -1 0 } } { "" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544144726505 ""}  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 150 -1 0 } } { "" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1544144726505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544144726681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544144726689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544144727279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544144727279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544144727279 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544144727279 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544144727292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544144727292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544144727292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544144727292 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544144727296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544144727561 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544144729089 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144729096 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1544144729096 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0Nano_NIOSII.SDC " "Reading SDC File: 'DE0Nano_NIOSII.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544144729154 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544144729160 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544144729160 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544144729160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544144729161 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544144729161 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544144729168 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544144729180 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544144729221 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544144729221 "|DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1544144729297 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544144729299 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|sys_pll\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|sys_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544144729299 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544144729299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729806 ""}  } { { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 11969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729806 ""}  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729807 ""}  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729807 ""}  } { { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 11377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[3\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[2\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[1\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[0\]" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_ca7.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node niosII:u0\|niosII_rs232_0:rs232_1\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/cntr_0ab.tdf" 68 17 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544144729807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544144729807 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node niosII:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node niosII:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 6072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544144729808 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosII:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729808 ""}  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 4206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729808 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 186 -1 0 } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosII:u0\|niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 3001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosII:u0\|niosII_sys_pll:sys_pll\|prev_reset  " "Automatically promoted node niosII:u0\|niosII_sys_pll:sys_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544144729808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII:u0\|niosII_sys_pll:sys_pll\|readdata\[0\]~2 " "Destination node niosII:u0\|niosII_sys_pll:sys_pll\|readdata\[0\]~2" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 8577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544144729808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544144729808 ""}  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544144729808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544144730652 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544144730663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544144730664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544144730677 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544144730713 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1544144730713 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1544144730713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544144730714 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544144730735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544144730735 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544144730746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544144731663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544144731675 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544144731675 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544144731675 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1544144731675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544144731675 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"niosII:u0\|niosII_sys_pll:sys_pll\|niosII_sys_pll_altpll_8ra2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 150 -1 0 } } { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 288 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 370 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 178 0 0 } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1544144731879 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544144732185 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544144732195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544144733467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544144734679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544144734734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544144742213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544144742213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544144743362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544144747037 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544144747037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544144750114 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544144750114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544144750124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.81 " "Total time spent on timing analysis during the Fitter is 4.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544144750382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544144750427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544144751021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544144751024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544144751567 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544144752887 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544144753767 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1544144753829 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753829 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544144753829 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544144753830 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1544144753830 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0nano_niosii.v" "" { Text "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544144753830 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544144753830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/DE0Nano_NIOSII.fit.smsg " "Generated suppressed messages file E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/DE0Nano_NIOSII.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544144754232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5566 " "Peak virtual memory: 5566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544144755568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 20:05:55 2018 " "Processing ended: Thu Dec 06 20:05:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544144755568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544144755568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544144755568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544144755568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544144756968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544144756975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 20:05:56 2018 " "Processing started: Thu Dec 06 20:05:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544144756975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544144756975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544144756975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544144757622 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544144759234 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544144759276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544144759520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 20:05:59 2018 " "Processing ended: Thu Dec 06 20:05:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544144759520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544144759520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544144759520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544144759520 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544144760174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544144761154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544144761162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 20:06:00 2018 " "Processing started: Thu Dec 06 20:06:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544144761162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_sta DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761162 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1544144761363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144761929 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762324 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544144762459 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762459 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0Nano_NIOSII.SDC " "Reading SDC File: 'DE0Nano_NIOSII.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762508 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544144762511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sys_pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sys_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544144762511 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762511 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762514 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762522 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762535 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544144762573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762573 "|DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762622 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1544144762622 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544144762642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.273 " "Worst-case setup slack is 2.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.273               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    2.273               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.744               0.000 CLOCK_50  " "   15.744               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.401               0.000 altera_reserved_tck  " "   46.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    0.292               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 CLOCK_50  " "    0.304               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.287 " "Worst-case recovery slack is 6.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.287               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    6.287               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.508               0.000 CLOCK_50  " "   16.508               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.446               0.000 altera_reserved_tck  " "   48.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.331 " "Worst-case removal slack is 1.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 altera_reserved_tck  " "    1.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    2.167               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.253               0.000 CLOCK_50  " "    2.253               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.740 " "Worst-case minimum pulse width slack is 4.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    4.740               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 CLOCK_50  " "    9.490               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144762797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762797 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.446 ns " "Worst Case Available Settling Time: 14.446 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144762969 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144762969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544144762979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144763020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144763793 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544144764024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764024 "|DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.972 " "Worst-case setup slack is 2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.972               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    2.972               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.190               0.000 CLOCK_50  " "   16.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.866               0.000 altera_reserved_tck  " "   46.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    0.292               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLOCK_50  " "    0.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.683 " "Worst-case recovery slack is 6.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.683               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    6.683               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.883               0.000 CLOCK_50  " "   16.883               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.674               0.000 altera_reserved_tck  " "   48.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.219 " "Worst-case removal slack is 1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 altera_reserved_tck  " "    1.219               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    1.934               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.025               0.000 CLOCK_50  " "    2.025               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.738 " "Worst-case minimum pulse width slack is 4.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    4.738               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 CLOCK_50  " "    9.490               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764143 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.007 ns " "Worst Case Available Settling Time: 15.007 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764354 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764354 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1544144764360 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Node: niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst " "Latch niosII:u0\|niosII_adc_0:adc_0\|altera_up_avalon_adv_adc:ADC_CTRL\|counter\[0\]~1 is being clocked by niosII:u0\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544144764534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764534 "|DE0Nano_NIOSII|niosII:u0|altera_reset_controller:rst_controller|r_sync_rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.531 " "Worst-case setup slack is 5.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.531               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    5.531               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.607               0.000 CLOCK_50  " "   17.607               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.181               0.000 altera_reserved_tck  " "   48.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    0.138               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.819 " "Worst-case recovery slack is 7.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.819               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    7.819               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.902               0.000 CLOCK_50  " "   17.902               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.422               0.000 altera_reserved_tck  " "   49.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.729 " "Worst-case removal slack is 0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 altera_reserved_tck  " "    0.729               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.269               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    1.269               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 CLOCK_50  " "    1.314               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\]  " "    4.750               0.000 u0\|sys_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 CLOCK_50  " "    9.209               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.309               0.000 altera_reserved_tck  " "   49.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544144764628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764628 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 33 synchronizer chains. " "Report Metastability: Found 33 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 33 " "Number of Synchronizer Chains Found: 33" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.303" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.880 ns " "Worst Case Available Settling Time: 16.880 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1544144764863 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144764863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144765399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144765401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544144765587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 20:06:05 2018 " "Processing ended: Thu Dec 06 20:06:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544144765587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544144765587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544144765587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144765587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1544144766963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544144766978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 20:06:06 2018 " "Processing started: Thu Dec 06 20:06:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544144766978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544144766978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544144766979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1544144767946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_6_1200mv_85c_slow.vo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_6_1200mv_85c_slow.vo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144769846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_6_1200mv_0c_slow.vo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_6_1200mv_0c_slow.vo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144770508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_min_1200mv_0c_fast.vo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_min_1200mv_0c_fast.vo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144771153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII.vo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII.vo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144771811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_6_1200mv_85c_v_slow.sdo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_6_1200mv_85c_v_slow.sdo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144772341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_6_1200mv_0c_v_slow.sdo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_6_1200mv_0c_v_slow.sdo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144772863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_min_1200mv_0c_v_fast.sdo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_min_1200mv_0c_v_fast.sdo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144773374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0Nano_NIOSII_v.sdo E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/ simulation " "Generated file DE0Nano_NIOSII_v.sdo in folder \"E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544144773886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544144775389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 20:06:15 2018 " "Processing ended: Thu Dec 06 20:06:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544144775389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544144775389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544144775389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544144775389 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Quartus Prime Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544144776024 ""}
