{"vcs1":{"timestamp_begin":1748202987.333336137, "rt":5.41, "ut":5.57, "st":0.25}}
{"vcselab":{"timestamp_begin":1748202992.791023691, "rt":0.18, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1748202993.006365210, "rt":0.28, "ut":0.20, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748202986.977629600}
{"VCS_COMP_START_TIME": 1748202986.977629600}
{"VCS_COMP_END_TIME": 1748202993.377346258}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 453256}}
{"vcselab": {"peak_mem": 161908}}
