<stg><name>pgconv64_1x1_1bit</name>


<trans_list>

<trans id="1688" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="2" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %bn_weights_V_addr = getelementptr [4 x i11]* %bn_weights_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bn_bias_V_addr = getelementptr [4 x i11]* %bn_bias_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %relu_shiftx_V_addr = getelementptr [2 x i11]* %relu_shiftx_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %relu_shifty_V_addr = getelementptr [2 x i11]* %relu_shifty_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %relu_weights_V_addr = getelementptr [2 x i11]* %relu_weights_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bn_weights_V71_addr = getelementptr [4 x i11]* %bn_weights_V71, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V71_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bn_bias_V102_addr = getelementptr [4 x i11]* %bn_bias_V102, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V102_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %relu_shiftx_V133_add = getelementptr [2 x i11]* %relu_shiftx_V133, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_add"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %relu_shifty_V164_add = getelementptr [2 x i11]* %relu_shifty_V164, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_add"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %relu_weights_V195_ad = getelementptr [2 x i11]* %relu_weights_V195, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V195_ad"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %bn_weights_V72_addr = getelementptr [4 x i11]* %bn_weights_V72, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V72_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %bn_bias_V103_addr = getelementptr [4 x i11]* %bn_bias_V103, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V103_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %relu_shiftx_V134_add = getelementptr [2 x i11]* %relu_shiftx_V134, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_add"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %relu_shifty_V165_add = getelementptr [2 x i11]* %relu_shifty_V165, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_add"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %relu_weights_V196_ad = getelementptr [2 x i11]* %relu_weights_V196, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V196_ad"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %bn_weights_V73_addr = getelementptr [4 x i11]* %bn_weights_V73, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V73_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bn_bias_V104_addr = getelementptr [4 x i11]* %bn_bias_V104, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V104_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %relu_shiftx_V135_add = getelementptr [2 x i11]* %relu_shiftx_V135, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_add"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %relu_shifty_V166_add = getelementptr [2 x i11]* %relu_shifty_V166, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_add"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %relu_weights_V197_ad = getelementptr [2 x i11]* %relu_weights_V197, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V197_ad"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %bn_weights_V74_addr = getelementptr [4 x i11]* %bn_weights_V74, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V74_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %bn_bias_V105_addr = getelementptr [4 x i11]* %bn_bias_V105, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V105_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %relu_shiftx_V136_add = getelementptr [2 x i11]* %relu_shiftx_V136, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_add"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %relu_shifty_V167_add = getelementptr [2 x i11]* %relu_shifty_V167, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_add"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %relu_weights_V198_ad = getelementptr [2 x i11]* %relu_weights_V198, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V198_ad"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %bn_weights_V75_addr = getelementptr [4 x i11]* %bn_weights_V75, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V75_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %bn_bias_V106_addr = getelementptr [4 x i11]* %bn_bias_V106, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V106_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %relu_shiftx_V137_add = getelementptr [2 x i11]* %relu_shiftx_V137, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_add"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %relu_shifty_V168_add = getelementptr [2 x i11]* %relu_shifty_V168, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_add"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %relu_weights_V199_ad = getelementptr [2 x i11]* %relu_weights_V199, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V199_ad"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %bn_weights_V76_addr = getelementptr [4 x i11]* %bn_weights_V76, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V76_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %bn_bias_V107_addr = getelementptr [4 x i11]* %bn_bias_V107, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V107_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %relu_shiftx_V138_add = getelementptr [2 x i11]* %relu_shiftx_V138, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_add"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %relu_shifty_V169_add = getelementptr [2 x i11]* %relu_shifty_V169, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_add"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %relu_weights_V200_ad = getelementptr [2 x i11]* %relu_weights_V200, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V200_ad"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %bn_weights_V77_addr = getelementptr [4 x i11]* %bn_weights_V77, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V77_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %bn_bias_V108_addr = getelementptr [4 x i11]* %bn_bias_V108, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V108_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %relu_shiftx_V139_add = getelementptr [2 x i11]* %relu_shiftx_V139, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_add"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %relu_shifty_V170_add = getelementptr [2 x i11]* %relu_shifty_V170, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_add"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %relu_weights_V201_ad = getelementptr [2 x i11]* %relu_weights_V201, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V201_ad"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %bn_weights_V78_addr = getelementptr [4 x i11]* %bn_weights_V78, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V78_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %bn_bias_V109_addr = getelementptr [4 x i11]* %bn_bias_V109, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V109_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %relu_shiftx_V140_add = getelementptr [2 x i11]* %relu_shiftx_V140, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_add"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %relu_shifty_V171_add = getelementptr [2 x i11]* %relu_shifty_V171, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_add"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %relu_weights_V202_ad = getelementptr [2 x i11]* %relu_weights_V202, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V202_ad"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %bn_weights_V79_addr = getelementptr [4 x i11]* %bn_weights_V79, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V79_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %bn_bias_V110_addr = getelementptr [4 x i11]* %bn_bias_V110, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V110_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %relu_shiftx_V141_add = getelementptr [2 x i11]* %relu_shiftx_V141, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_add"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %relu_shifty_V172_add = getelementptr [2 x i11]* %relu_shifty_V172, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_add"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %relu_weights_V203_ad = getelementptr [2 x i11]* %relu_weights_V203, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V203_ad"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %bn_weights_V80_addr = getelementptr [4 x i11]* %bn_weights_V80, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V80_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %bn_bias_V111_addr = getelementptr [4 x i11]* %bn_bias_V111, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V111_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %relu_shiftx_V142_add = getelementptr [2 x i11]* %relu_shiftx_V142, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_add"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %relu_shifty_V173_add = getelementptr [2 x i11]* %relu_shifty_V173, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_add"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %relu_weights_V204_ad = getelementptr [2 x i11]* %relu_weights_V204, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V204_ad"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %bn_weights_V81_addr = getelementptr [4 x i11]* %bn_weights_V81, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V81_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %bn_bias_V112_addr = getelementptr [4 x i11]* %bn_bias_V112, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V112_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %relu_shiftx_V143_add = getelementptr [2 x i11]* %relu_shiftx_V143, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_add"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %relu_shifty_V174_add = getelementptr [2 x i11]* %relu_shifty_V174, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_add"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %relu_weights_V205_ad = getelementptr [2 x i11]* %relu_weights_V205, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V205_ad"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %bn_weights_V82_addr = getelementptr [4 x i11]* %bn_weights_V82, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V82_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %bn_bias_V113_addr = getelementptr [4 x i11]* %bn_bias_V113, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V113_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %relu_shiftx_V144_add = getelementptr [2 x i11]* %relu_shiftx_V144, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_add"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %relu_shifty_V175_add = getelementptr [2 x i11]* %relu_shifty_V175, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_add"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %relu_weights_V206_ad = getelementptr [2 x i11]* %relu_weights_V206, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V206_ad"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %bn_weights_V83_addr = getelementptr [4 x i11]* %bn_weights_V83, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V83_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %bn_bias_V114_addr = getelementptr [4 x i11]* %bn_bias_V114, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V114_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %relu_shiftx_V145_add = getelementptr [2 x i11]* %relu_shiftx_V145, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_add"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %relu_shifty_V176_add = getelementptr [2 x i11]* %relu_shifty_V176, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_add"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %relu_weights_V207_ad = getelementptr [2 x i11]* %relu_weights_V207, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V207_ad"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %bn_weights_V84_addr = getelementptr [4 x i11]* %bn_weights_V84, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V84_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %bn_bias_V115_addr = getelementptr [4 x i11]* %bn_bias_V115, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V115_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %relu_shiftx_V146_add = getelementptr [2 x i11]* %relu_shiftx_V146, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_add"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %relu_shifty_V177_add = getelementptr [2 x i11]* %relu_shifty_V177, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_add"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %relu_weights_V208_ad = getelementptr [2 x i11]* %relu_weights_V208, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V208_ad"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %bn_weights_V85_addr = getelementptr [4 x i11]* %bn_weights_V85, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V85_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %bn_bias_V116_addr = getelementptr [4 x i11]* %bn_bias_V116, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V116_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %relu_shiftx_V147_add = getelementptr [2 x i11]* %relu_shiftx_V147, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_add"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %relu_shifty_V178_add = getelementptr [2 x i11]* %relu_shifty_V178, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_add"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %relu_weights_V209_ad = getelementptr [2 x i11]* %relu_weights_V209, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V209_ad"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %bn_weights_V86_addr = getelementptr [4 x i11]* %bn_weights_V86, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V86_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %bn_bias_V117_addr = getelementptr [4 x i11]* %bn_bias_V117, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V117_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %relu_shiftx_V148_add = getelementptr [2 x i11]* %relu_shiftx_V148, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_add"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %relu_shifty_V179_add = getelementptr [2 x i11]* %relu_shifty_V179, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_add"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %relu_weights_V210_ad = getelementptr [2 x i11]* %relu_weights_V210, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V210_ad"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %bn_weights_V87_addr = getelementptr [4 x i11]* %bn_weights_V87, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V87_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %bn_bias_V118_addr = getelementptr [4 x i11]* %bn_bias_V118, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V118_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %relu_shiftx_V149_add = getelementptr [2 x i11]* %relu_shiftx_V149, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_add"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %relu_shifty_V180_add = getelementptr [2 x i11]* %relu_shifty_V180, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_add"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %relu_weights_V211_ad = getelementptr [2 x i11]* %relu_weights_V211, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V211_ad"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %bn_weights_V88_addr = getelementptr [4 x i11]* %bn_weights_V88, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V88_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %bn_bias_V119_addr = getelementptr [4 x i11]* %bn_bias_V119, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V119_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %relu_shiftx_V150_add = getelementptr [2 x i11]* %relu_shiftx_V150, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_add"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %relu_shifty_V181_add = getelementptr [2 x i11]* %relu_shifty_V181, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_add"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %relu_weights_V212_ad = getelementptr [2 x i11]* %relu_weights_V212, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V212_ad"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %bn_weights_V89_addr = getelementptr [4 x i11]* %bn_weights_V89, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V89_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %bn_bias_V120_addr = getelementptr [4 x i11]* %bn_bias_V120, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V120_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %relu_shiftx_V151_add = getelementptr [2 x i11]* %relu_shiftx_V151, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_add"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %relu_shifty_V182_add = getelementptr [2 x i11]* %relu_shifty_V182, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_add"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %relu_weights_V213_ad = getelementptr [2 x i11]* %relu_weights_V213, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V213_ad"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %bn_weights_V90_addr = getelementptr [4 x i11]* %bn_weights_V90, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V90_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %bn_bias_V121_addr = getelementptr [4 x i11]* %bn_bias_V121, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V121_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %relu_shiftx_V152_add = getelementptr [2 x i11]* %relu_shiftx_V152, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_add"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %relu_shifty_V183_add = getelementptr [2 x i11]* %relu_shifty_V183, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_add"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %relu_weights_V214_ad = getelementptr [2 x i11]* %relu_weights_V214, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V214_ad"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %bn_weights_V91_addr = getelementptr [4 x i11]* %bn_weights_V91, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V91_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %bn_bias_V122_addr = getelementptr [4 x i11]* %bn_bias_V122, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V122_addr"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %relu_shiftx_V153_add = getelementptr [2 x i11]* %relu_shiftx_V153, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_add"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %relu_shifty_V184_add = getelementptr [2 x i11]* %relu_shifty_V184, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_add"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %relu_weights_V215_ad = getelementptr [2 x i11]* %relu_weights_V215, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V215_ad"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %bn_weights_V92_addr = getelementptr [4 x i11]* %bn_weights_V92, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V92_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %bn_bias_V123_addr = getelementptr [4 x i11]* %bn_bias_V123, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V123_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %relu_shiftx_V154_add = getelementptr [2 x i11]* %relu_shiftx_V154, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_add"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %relu_shifty_V185_add = getelementptr [2 x i11]* %relu_shifty_V185, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_add"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %relu_weights_V216_ad = getelementptr [2 x i11]* %relu_weights_V216, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V216_ad"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %bn_weights_V93_addr = getelementptr [4 x i11]* %bn_weights_V93, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V93_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %bn_bias_V124_addr = getelementptr [4 x i11]* %bn_bias_V124, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V124_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %relu_shiftx_V155_add = getelementptr [2 x i11]* %relu_shiftx_V155, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_add"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %relu_shifty_V186_add = getelementptr [2 x i11]* %relu_shifty_V186, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_add"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %relu_weights_V217_ad = getelementptr [2 x i11]* %relu_weights_V217, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V217_ad"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %bn_weights_V94_addr = getelementptr [4 x i11]* %bn_weights_V94, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V94_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %bn_bias_V125_addr = getelementptr [4 x i11]* %bn_bias_V125, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V125_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %relu_shiftx_V156_add = getelementptr [2 x i11]* %relu_shiftx_V156, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_add"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %relu_shifty_V187_add = getelementptr [2 x i11]* %relu_shifty_V187, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_add"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %relu_weights_V218_ad = getelementptr [2 x i11]* %relu_weights_V218, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V218_ad"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %bn_weights_V95_addr = getelementptr [4 x i11]* %bn_weights_V95, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V95_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %bn_bias_V126_addr = getelementptr [4 x i11]* %bn_bias_V126, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V126_addr"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %relu_shiftx_V157_add = getelementptr [2 x i11]* %relu_shiftx_V157, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_add"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %relu_shifty_V188_add = getelementptr [2 x i11]* %relu_shifty_V188, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_add"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %relu_weights_V219_ad = getelementptr [2 x i11]* %relu_weights_V219, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V219_ad"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %bn_weights_V96_addr = getelementptr [4 x i11]* %bn_weights_V96, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V96_addr"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %bn_bias_V127_addr = getelementptr [4 x i11]* %bn_bias_V127, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V127_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %relu_shiftx_V158_add = getelementptr [2 x i11]* %relu_shiftx_V158, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_add"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %relu_shifty_V189_add = getelementptr [2 x i11]* %relu_shifty_V189, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_add"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %relu_weights_V220_ad = getelementptr [2 x i11]* %relu_weights_V220, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V220_ad"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %bn_weights_V97_addr = getelementptr [4 x i11]* %bn_weights_V97, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V97_addr"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %bn_bias_V128_addr = getelementptr [4 x i11]* %bn_bias_V128, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V128_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %relu_shiftx_V159_add = getelementptr [2 x i11]* %relu_shiftx_V159, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_add"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %relu_shifty_V190_add = getelementptr [2 x i11]* %relu_shifty_V190, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_add"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %relu_weights_V221_ad = getelementptr [2 x i11]* %relu_weights_V221, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V221_ad"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %bn_weights_V98_addr = getelementptr [4 x i11]* %bn_weights_V98, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V98_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %bn_bias_V129_addr = getelementptr [4 x i11]* %bn_bias_V129, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V129_addr"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %relu_shiftx_V160_add = getelementptr [2 x i11]* %relu_shiftx_V160, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_add"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %relu_shifty_V191_add = getelementptr [2 x i11]* %relu_shifty_V191, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_add"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %relu_weights_V222_ad = getelementptr [2 x i11]* %relu_weights_V222, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V222_ad"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %bn_weights_V99_addr = getelementptr [4 x i11]* %bn_weights_V99, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V99_addr"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %bn_bias_V130_addr = getelementptr [4 x i11]* %bn_bias_V130, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V130_addr"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %relu_shiftx_V161_add = getelementptr [2 x i11]* %relu_shiftx_V161, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_add"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %relu_shifty_V192_add = getelementptr [2 x i11]* %relu_shifty_V192, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_add"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %relu_weights_V223_ad = getelementptr [2 x i11]* %relu_weights_V223, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V223_ad"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %bn_weights_V100_addr = getelementptr [4 x i11]* %bn_weights_V100, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V100_addr"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %bn_bias_V131_addr = getelementptr [4 x i11]* %bn_bias_V131, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V131_addr"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %relu_shiftx_V162_add = getelementptr [2 x i11]* %relu_shiftx_V162, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_add"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %relu_shifty_V193_add = getelementptr [2 x i11]* %relu_shifty_V193, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_add"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %relu_weights_V224_ad = getelementptr [2 x i11]* %relu_weights_V224, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V224_ad"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %bn_weights_V101_addr = getelementptr [4 x i11]* %bn_weights_V101, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_weights_V101_addr"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %bn_bias_V132_addr = getelementptr [4 x i11]* %bn_bias_V132, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="bn_bias_V132_addr"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %relu_shiftx_V163_add = getelementptr [2 x i11]* %relu_shiftx_V163, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_add"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %relu_shifty_V194_add = getelementptr [2 x i11]* %relu_shifty_V194, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_add"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %relu_weights_V225_ad = getelementptr [2 x i11]* %relu_weights_V225, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="relu_weights_V225_ad"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
:160  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln722"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln722, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %row_0 = phi i4 [ 1, %0 ], [ %select_ln732_1, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:2  %col_0 = phi i4 [ 1, %0 ], [ %col, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="4">
<![CDATA[
.preheader:3  %trunc_ln723 = trunc i4 %row_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln723"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %icmp_ln733 = icmp eq i3 %trunc_ln723, 1

]]></Node>
<StgValue><ssdm name="icmp_ln733"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %icmp_ln733_1 = icmp eq i3 %trunc_ln723, 2

]]></Node>
<StgValue><ssdm name="icmp_ln733_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:6  %icmp_ln733_2 = icmp eq i3 %trunc_ln723, 3

]]></Node>
<StgValue><ssdm name="icmp_ln733_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7  %icmp_ln733_3 = icmp eq i3 %trunc_ln723, -4

]]></Node>
<StgValue><ssdm name="icmp_ln733_3"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:8  %icmp_ln733_4 = icmp eq i3 %trunc_ln723, -3

]]></Node>
<StgValue><ssdm name="icmp_ln733_4"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:9  %icmp_ln733_5 = icmp eq i3 %trunc_ln723, -2

]]></Node>
<StgValue><ssdm name="icmp_ln733_5"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:10  %icmp_ln722 = icmp eq i6 %indvar_flatten, -15

]]></Node>
<StgValue><ssdm name="icmp_ln722"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:11  %add_ln722 = add i6 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln722"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %icmp_ln722, label %1, label %hls_label_24_begin

]]></Node>
<StgValue><ssdm name="br_ln722"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_24_begin:0  %row = add i4 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_24_begin:2  %icmp_ln723 = icmp eq i4 %col_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln723"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_24_begin:3  %select_ln732 = select i1 %icmp_ln723, i4 1, i4 %col_0

]]></Node>
<StgValue><ssdm name="select_ln732"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_24_begin:4  %select_ln732_1 = select i1 %icmp_ln723, i4 %row, i4 %row_0

]]></Node>
<StgValue><ssdm name="select_ln732_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="4">
<![CDATA[
hls_label_24_begin:9  %trunc_ln723_1 = trunc i4 %row to i3

]]></Node>
<StgValue><ssdm name="trunc_ln723_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:10  %icmp_ln733_6 = icmp eq i3 %trunc_ln723_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln733_6"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:11  %select_ln732_2 = select i1 %icmp_ln723, i1 %icmp_ln733_6, i1 %icmp_ln733

]]></Node>
<StgValue><ssdm name="select_ln732_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:12  %icmp_ln733_7 = icmp eq i3 %trunc_ln723_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln733_7"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:13  %select_ln732_3 = select i1 %icmp_ln723, i1 %icmp_ln733_7, i1 %icmp_ln733_1

]]></Node>
<StgValue><ssdm name="select_ln732_3"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:14  %icmp_ln733_8 = icmp eq i3 %trunc_ln723_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln733_8"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:15  %select_ln732_4 = select i1 %icmp_ln723, i1 %icmp_ln733_8, i1 %icmp_ln733_2

]]></Node>
<StgValue><ssdm name="select_ln732_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:16  %icmp_ln733_9 = icmp eq i3 %trunc_ln723_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln733_9"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:17  %select_ln732_5 = select i1 %icmp_ln723, i1 %icmp_ln733_9, i1 %icmp_ln733_3

]]></Node>
<StgValue><ssdm name="select_ln732_5"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:18  %icmp_ln733_10 = icmp eq i3 %trunc_ln723_1, -3

]]></Node>
<StgValue><ssdm name="icmp_ln733_10"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:19  %select_ln732_6 = select i1 %icmp_ln723, i1 %icmp_ln733_10, i1 %icmp_ln733_4

]]></Node>
<StgValue><ssdm name="select_ln732_6"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_24_begin:20  %icmp_ln733_11 = icmp eq i3 %trunc_ln723_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln733_11"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_24_begin:21  %select_ln732_7 = select i1 %icmp_ln723, i1 %icmp_ln733_11, i1 %icmp_ln733_5

]]></Node>
<StgValue><ssdm name="select_ln732_7"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_begin:24  %zext_ln732_1 = zext i4 %select_ln732 to i64

]]></Node>
<StgValue><ssdm name="zext_ln732_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:60  %bottom_1_V_addr = getelementptr [9 x i64]* %bottom_1_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_1_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:61  %bottom_2_V_addr = getelementptr [9 x i64]* %bottom_2_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_2_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:62  %bottom_3_V_addr = getelementptr [9 x i64]* %bottom_3_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_3_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:63  %bottom_4_V_addr = getelementptr [9 x i64]* %bottom_4_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_4_V_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:64  %bottom_5_V_addr = getelementptr [9 x i64]* %bottom_5_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_5_V_addr"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:65  %bottom_6_V_addr = getelementptr [9 x i64]* %bottom_6_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_6_V_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:66  %bottom_7_V_addr = getelementptr [9 x i64]* %bottom_7_V, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="bottom_7_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="4">
<![CDATA[
branch285:0  %bottom_6_V_load = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="4">
<![CDATA[
branch284:0  %bottom_5_V_load = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="4">
<![CDATA[
branch283:0  %bottom_4_V_load = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="4">
<![CDATA[
branch282:0  %bottom_3_V_load = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="4">
<![CDATA[
branch281:0  %bottom_2_V_load = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="4">
<![CDATA[
branch280:0  %bottom_1_V_load = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="!1"/>
<literal name="select_ln732_1" val="!2"/>
<literal name="select_ln732_1" val="!3"/>
<literal name="select_ln732_1" val="!4"/>
<literal name="select_ln732_1" val="!5"/>
<literal name="select_ln732_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="4">
<![CDATA[
branch286:0  %bottom_7_V_load = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:27  %bottom_7_V_load_1 = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_1"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:28  %bottom_1_V_load_1 = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_1"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:29  %bottom_2_V_load_1 = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_1"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:30  %bottom_3_V_load_1 = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:31  %bottom_4_V_load_1 = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_1"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:32  %bottom_5_V_load_1 = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_1"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:33  %bottom_6_V_load_1 = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:40  %weight_buf_1x1_V_1_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_1, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_1_l"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:43  %bn_weights_V71_load = load i11* %bn_weights_V71_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V71_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:44  %bn_bias_V102_load = load i11* %bn_bias_V102_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V102_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:66  %weight_buf_1x1_V_2_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_2, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_2_l"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:69  %bn_weights_V72_load = load i11* %bn_weights_V72_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V72_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:70  %bn_bias_V103_load = load i11* %bn_bias_V103_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V103_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:92  %weight_buf_1x1_V_3_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_3, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_3_l"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:95  %bn_weights_V73_load = load i11* %bn_weights_V73_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V73_load"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:96  %bn_bias_V104_load = load i11* %bn_bias_V104_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V104_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:118  %weight_buf_1x1_V_4_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_4, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_4_l"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:121  %bn_weights_V74_load = load i11* %bn_weights_V74_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V74_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:122  %bn_bias_V105_load = load i11* %bn_bias_V105_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V105_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:144  %weight_buf_1x1_V_5_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_5, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_5_l"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:147  %bn_weights_V75_load = load i11* %bn_weights_V75_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V75_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:148  %bn_bias_V106_load = load i11* %bn_bias_V106_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V106_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:170  %weight_buf_1x1_V_6_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_6, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_6_l"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:173  %bn_weights_V76_load = load i11* %bn_weights_V76_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V76_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:174  %bn_bias_V107_load = load i11* %bn_bias_V107_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V107_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:196  %weight_buf_1x1_V_7_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_7, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_7_l"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:199  %bn_weights_V77_load = load i11* %bn_weights_V77_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V77_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:200  %bn_bias_V108_load = load i11* %bn_bias_V108_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V108_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:222  %weight_buf_1x1_V_8_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_8_l"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:248  %weight_buf_1x1_V_9_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_9, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_9_l"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:274  %weight_buf_1x1_V_10_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_10, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_10_s"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:300  %weight_buf_1x1_V_11_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_11, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_11_s"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:326  %weight_buf_1x1_V_12_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_12, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_12_s"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:352  %weight_buf_1x1_V_13_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_13, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_13_s"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:378  %weight_buf_1x1_V_14_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_14, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_14_s"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:404  %weight_buf_1x1_V_15_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_15, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_15_s"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:430  %weight_buf_1x1_V_16_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_16_s"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:456  %weight_buf_1x1_V_17_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_17, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_17_s"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:482  %weight_buf_1x1_V_18_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_18, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_18_s"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:508  %weight_buf_1x1_V_19_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_19, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_19_s"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:534  %weight_buf_1x1_V_20_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_20, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_20_s"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:560  %weight_buf_1x1_V_21_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_21, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_21_s"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:586  %weight_buf_1x1_V_22_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_22, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_22_s"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:612  %weight_buf_1x1_V_23_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_23, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_23_s"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:638  %weight_buf_1x1_V_24_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_24_s"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:664  %weight_buf_1x1_V_25_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_25, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_25_s"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:690  %weight_buf_1x1_V_26_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_26, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_26_s"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:716  %weight_buf_1x1_V_27_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_27, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_27_s"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:742  %weight_buf_1x1_V_28_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_28, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_28_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="4">
<![CDATA[
branch285:0  %bottom_6_V_load = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="4">
<![CDATA[
branch284:0  %bottom_5_V_load = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="4">
<![CDATA[
branch283:0  %bottom_4_V_load = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="4">
<![CDATA[
branch282:0  %bottom_3_V_load = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="4">
<![CDATA[
branch281:0  %bottom_2_V_load = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="4">
<![CDATA[
branch280:0  %bottom_1_V_load = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="!1"/>
<literal name="select_ln732_1" val="!2"/>
<literal name="select_ln732_1" val="!3"/>
<literal name="select_ln732_1" val="!4"/>
<literal name="select_ln732_1" val="!5"/>
<literal name="select_ln732_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="4">
<![CDATA[
branch286:0  %bottom_7_V_load = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:27  %bottom_7_V_load_1 = load i64* %bottom_7_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_7_V_load_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:28  %bottom_1_V_load_1 = load i64* %bottom_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_1_V_load_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:29  %bottom_2_V_load_1 = load i64* %bottom_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_2_V_load_1"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:30  %bottom_3_V_load_1 = load i64* %bottom_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_3_V_load_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:31  %bottom_4_V_load_1 = load i64* %bottom_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_4_V_load_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:32  %bottom_5_V_load_1 = load i64* %bottom_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_5_V_load_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="4">
<![CDATA[
hls_label_24_end:33  %bottom_6_V_load_1 = load i64* %bottom_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom_6_V_load_1"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_3" val="0"/>
<literal name="select_ln732_4" val="0"/>
<literal name="select_ln732_5" val="0"/>
<literal name="select_ln732_6" val="0"/>
<literal name="select_ln732_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:34  %select_ln733 = select i1 %select_ln732_2, i64 %bottom_1_V_load_1, i64 %bottom_7_V_load_1

]]></Node>
<StgValue><ssdm name="select_ln733"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_4" val="0"/>
<literal name="select_ln732_5" val="0"/>
<literal name="select_ln732_6" val="0"/>
<literal name="select_ln732_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:35  %select_ln733_1 = select i1 %select_ln732_3, i64 %bottom_2_V_load_1, i64 %select_ln733

]]></Node>
<StgValue><ssdm name="select_ln733_1"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_5" val="0"/>
<literal name="select_ln732_6" val="0"/>
<literal name="select_ln732_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:36  %select_ln733_2 = select i1 %select_ln732_4, i64 %bottom_3_V_load_1, i64 %select_ln733_1

]]></Node>
<StgValue><ssdm name="select_ln733_2"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_6" val="0"/>
<literal name="select_ln732_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:37  %select_ln733_3 = select i1 %select_ln732_5, i64 %bottom_4_V_load_1, i64 %select_ln733_2

]]></Node>
<StgValue><ssdm name="select_ln733_3"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:38  %select_ln733_4 = select i1 %select_ln732_6, i64 %bottom_5_V_load_1, i64 %select_ln733_3

]]></Node>
<StgValue><ssdm name="select_ln733_4"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_end:39  %select_ln733_5 = select i1 %select_ln732_7, i64 %bottom_6_V_load_1, i64 %select_ln733_4

]]></Node>
<StgValue><ssdm name="select_ln733_5"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:40  %weight_buf_1x1_V_1_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_1, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_1_l"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:43  %bn_weights_V71_load = load i11* %bn_weights_V71_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V71_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:44  %bn_bias_V102_load = load i11* %bn_bias_V102_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V102_load"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:66  %weight_buf_1x1_V_2_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_2, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_2_l"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:69  %bn_weights_V72_load = load i11* %bn_weights_V72_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V72_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:70  %bn_bias_V103_load = load i11* %bn_bias_V103_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V103_load"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:92  %weight_buf_1x1_V_3_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_3, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_3_l"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:95  %bn_weights_V73_load = load i11* %bn_weights_V73_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V73_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:96  %bn_bias_V104_load = load i11* %bn_bias_V104_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V104_load"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:118  %weight_buf_1x1_V_4_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_4, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_4_l"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:121  %bn_weights_V74_load = load i11* %bn_weights_V74_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V74_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:122  %bn_bias_V105_load = load i11* %bn_bias_V105_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V105_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:144  %weight_buf_1x1_V_5_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_5, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_5_l"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:147  %bn_weights_V75_load = load i11* %bn_weights_V75_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V75_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:148  %bn_bias_V106_load = load i11* %bn_bias_V106_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V106_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:170  %weight_buf_1x1_V_6_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_6, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_6_l"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:173  %bn_weights_V76_load = load i11* %bn_weights_V76_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V76_load"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:174  %bn_bias_V107_load = load i11* %bn_bias_V107_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V107_load"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:196  %weight_buf_1x1_V_7_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_7, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_7_l"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:199  %bn_weights_V77_load = load i11* %bn_weights_V77_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V77_load"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:200  %bn_bias_V108_load = load i11* %bn_bias_V108_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V108_load"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:222  %weight_buf_1x1_V_8_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_8, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_8_l"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:248  %weight_buf_1x1_V_9_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_9, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_9_l"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:274  %weight_buf_1x1_V_10_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_10, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_10_s"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:300  %weight_buf_1x1_V_11_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_11, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_11_s"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:326  %weight_buf_1x1_V_12_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_12, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_12_s"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:352  %weight_buf_1x1_V_13_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_13, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_13_s"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:378  %weight_buf_1x1_V_14_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_14, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_14_s"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:404  %weight_buf_1x1_V_15_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_15, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_15_s"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:430  %weight_buf_1x1_V_16_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_16, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_16_s"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:456  %weight_buf_1x1_V_17_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_17, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_17_s"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:482  %weight_buf_1x1_V_18_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_18, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_18_s"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:508  %weight_buf_1x1_V_19_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_19, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_19_s"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:534  %weight_buf_1x1_V_20_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_20, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_20_s"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:560  %weight_buf_1x1_V_21_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_21, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_21_s"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:586  %weight_buf_1x1_V_22_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_22, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_22_s"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:612  %weight_buf_1x1_V_23_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_23, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_23_s"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:638  %weight_buf_1x1_V_24_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_24, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_24_s"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:664  %weight_buf_1x1_V_25_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_25, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_25_s"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:690  %weight_buf_1x1_V_26_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_26, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_26_s"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:716  %weight_buf_1x1_V_27_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_27, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_27_s"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:742  %weight_buf_1x1_V_28_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_28, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_28_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch285:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
<literal name="select_ln732_1" val="!1"/>
<literal name="select_ln732_1" val="!2"/>
<literal name="select_ln732_1" val="!3"/>
<literal name="select_ln732_1" val="!4"/>
<literal name="select_ln732_1" val="!5"/>
<literal name="select_ln732_1" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln733"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:41  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_1_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:67  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_2_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:93  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_3_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:119  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_4_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:145  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_5_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:171  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_6_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:197  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_7_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
hls_label_24_end:0  %phi_ln733 = phi i64 [ %bottom_1_V_load, %branch280 ], [ %bottom_2_V_load, %branch281 ], [ %bottom_3_V_load, %branch282 ], [ %bottom_4_V_load, %branch283 ], [ %bottom_5_V_load, %branch284 ], [ %bottom_6_V_load, %branch285 ], [ %bottom_7_V_load, %branch286 ]

]]></Node>
<StgValue><ssdm name="phi_ln733"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:41  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_1_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:67  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_2_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:93  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_3_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:119  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_4_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:145  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_5_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:171  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_6_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:197  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_7_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:223  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_8_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:249  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_9_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:275  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_10_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:301  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_11_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:327  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_12_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:353  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_13_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:379  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_14_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="370" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:41  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_1_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:67  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_2_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:93  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_3_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:119  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_4_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:145  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_5_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:171  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_6_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:197  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_7_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:223  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_8_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:249  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_9_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:275  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_10_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:301  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_11_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:327  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_12_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:353  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_13_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:379  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_14_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:405  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_15_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:431  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_16_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:457  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_17_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:483  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_18_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:509  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_19_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:535  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_20_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:561  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_21_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_24_end:846  %col = add i4 %select_ln732, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:1  %weight_buf_1x1_V_0_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_0_l"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:4  %bn_weights_V_load = load i11* %bn_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V_load"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:5  %bn_bias_V_load = load i11* %bn_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V_load"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:41  %tmp1_V_0_1 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_1_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_1"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:46  %relu_shiftx_V133_loa = load i11* %relu_shiftx_V133_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_loa"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:47  %relu_shifty_V164_loa = load i11* %relu_shifty_V164_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_loa"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:48  %relu_weights_V195_lo = load i11* %relu_weights_V195_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V195_lo"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:67  %tmp1_V_0_2 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_2_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:72  %relu_shiftx_V134_loa = load i11* %relu_shiftx_V134_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_loa"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:73  %relu_shifty_V165_loa = load i11* %relu_shifty_V165_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_loa"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:74  %relu_weights_V196_lo = load i11* %relu_weights_V196_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V196_lo"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:93  %tmp1_V_0_3 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_3_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:98  %relu_shiftx_V135_loa = load i11* %relu_shiftx_V135_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_loa"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:99  %relu_shifty_V166_loa = load i11* %relu_shifty_V166_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_loa"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:100  %relu_weights_V197_lo = load i11* %relu_weights_V197_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V197_lo"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:119  %tmp1_V_0_4 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_4_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_4"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:124  %relu_shiftx_V136_loa = load i11* %relu_shiftx_V136_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_loa"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:125  %relu_shifty_V167_loa = load i11* %relu_shifty_V167_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_loa"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:126  %relu_weights_V198_lo = load i11* %relu_weights_V198_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V198_lo"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:145  %tmp1_V_0_5 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_5_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_5"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:150  %relu_shiftx_V137_loa = load i11* %relu_shiftx_V137_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_loa"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:151  %relu_shifty_V168_loa = load i11* %relu_shifty_V168_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_loa"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:152  %relu_weights_V199_lo = load i11* %relu_weights_V199_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V199_lo"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:171  %tmp1_V_0_6 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_6_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_6"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:176  %relu_shiftx_V138_loa = load i11* %relu_shiftx_V138_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_loa"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:177  %relu_shifty_V169_loa = load i11* %relu_shifty_V169_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_loa"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:178  %relu_weights_V200_lo = load i11* %relu_weights_V200_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V200_lo"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:197  %tmp1_V_0_7 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_7_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_7"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:202  %relu_shiftx_V139_loa = load i11* %relu_shiftx_V139_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_loa"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:203  %relu_shifty_V170_loa = load i11* %relu_shifty_V170_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_loa"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:204  %relu_weights_V201_lo = load i11* %relu_weights_V201_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V201_lo"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:223  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_8_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:225  %bn_weights_V78_load = load i11* %bn_weights_V78_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V78_load"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:226  %bn_bias_V109_load = load i11* %bn_bias_V109_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V109_load"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:228  %relu_shiftx_V140_loa = load i11* %relu_shiftx_V140_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_loa"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:229  %relu_shifty_V171_loa = load i11* %relu_shifty_V171_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_loa"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:230  %relu_weights_V202_lo = load i11* %relu_weights_V202_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V202_lo"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:249  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_9_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:251  %bn_weights_V79_load = load i11* %bn_weights_V79_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V79_load"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:252  %bn_bias_V110_load = load i11* %bn_bias_V110_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V110_load"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:254  %relu_shiftx_V141_loa = load i11* %relu_shiftx_V141_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_loa"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:255  %relu_shifty_V172_loa = load i11* %relu_shifty_V172_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_loa"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:256  %relu_weights_V203_lo = load i11* %relu_weights_V203_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V203_lo"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:275  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_10_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:277  %bn_weights_V80_load = load i11* %bn_weights_V80_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V80_load"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:278  %bn_bias_V111_load = load i11* %bn_bias_V111_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V111_load"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:280  %relu_shiftx_V142_loa = load i11* %relu_shiftx_V142_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_loa"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:281  %relu_shifty_V173_loa = load i11* %relu_shifty_V173_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_loa"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:282  %relu_weights_V204_lo = load i11* %relu_weights_V204_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V204_lo"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:301  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_11_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:303  %bn_weights_V81_load = load i11* %bn_weights_V81_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V81_load"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:304  %bn_bias_V112_load = load i11* %bn_bias_V112_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V112_load"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:306  %relu_shiftx_V143_loa = load i11* %relu_shiftx_V143_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_loa"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:307  %relu_shifty_V174_loa = load i11* %relu_shifty_V174_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_loa"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:308  %relu_weights_V205_lo = load i11* %relu_weights_V205_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V205_lo"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:327  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_12_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:329  %bn_weights_V82_load = load i11* %bn_weights_V82_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V82_load"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:330  %bn_bias_V113_load = load i11* %bn_bias_V113_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V113_load"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:332  %relu_shiftx_V144_loa = load i11* %relu_shiftx_V144_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_loa"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:333  %relu_shifty_V175_loa = load i11* %relu_shifty_V175_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_loa"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:334  %relu_weights_V206_lo = load i11* %relu_weights_V206_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V206_lo"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:353  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_13_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:355  %bn_weights_V83_load = load i11* %bn_weights_V83_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V83_load"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:356  %bn_bias_V114_load = load i11* %bn_bias_V114_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V114_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:358  %relu_shiftx_V145_loa = load i11* %relu_shiftx_V145_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_loa"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:359  %relu_shifty_V176_loa = load i11* %relu_shifty_V176_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_loa"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:360  %relu_weights_V207_lo = load i11* %relu_weights_V207_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V207_lo"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:379  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_14_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:381  %bn_weights_V84_load = load i11* %bn_weights_V84_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V84_load"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:382  %bn_bias_V115_load = load i11* %bn_bias_V115_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V115_load"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:384  %relu_shiftx_V146_loa = load i11* %relu_shiftx_V146_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_loa"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:385  %relu_shifty_V177_loa = load i11* %relu_shifty_V177_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_loa"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:386  %relu_weights_V208_lo = load i11* %relu_weights_V208_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V208_lo"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:405  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_15_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:407  %bn_weights_V85_load = load i11* %bn_weights_V85_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V85_load"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:408  %bn_bias_V116_load = load i11* %bn_bias_V116_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V116_load"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:431  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_16_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:433  %bn_weights_V86_load = load i11* %bn_weights_V86_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V86_load"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:434  %bn_bias_V117_load = load i11* %bn_bias_V117_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V117_load"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:457  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_17_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:459  %bn_weights_V87_load = load i11* %bn_weights_V87_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V87_load"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:460  %bn_bias_V118_load = load i11* %bn_bias_V118_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V118_load"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:483  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_18_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:485  %bn_weights_V88_load = load i11* %bn_weights_V88_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V88_load"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:486  %bn_bias_V119_load = load i11* %bn_bias_V119_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V119_load"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:509  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_19_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:511  %bn_weights_V89_load = load i11* %bn_weights_V89_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V89_load"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:512  %bn_bias_V120_load = load i11* %bn_bias_V120_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V120_load"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:535  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_20_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:537  %bn_weights_V90_load = load i11* %bn_weights_V90_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V90_load"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:538  %bn_bias_V121_load = load i11* %bn_bias_V121_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V121_load"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:561  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_21_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:563  %bn_weights_V91_load = load i11* %bn_weights_V91_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V91_load"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:564  %bn_bias_V122_load = load i11* %bn_bias_V122_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V122_load"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:587  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_22_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:589  %bn_weights_V92_load = load i11* %bn_weights_V92_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V92_load"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:590  %bn_bias_V123_load = load i11* %bn_bias_V123_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V123_load"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:613  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_23_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:615  %bn_weights_V93_load = load i11* %bn_weights_V93_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V93_load"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:616  %bn_bias_V124_load = load i11* %bn_bias_V124_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V124_load"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:639  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_24_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:641  %bn_weights_V94_load = load i11* %bn_weights_V94_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V94_load"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:642  %bn_bias_V125_load = load i11* %bn_bias_V125_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V125_load"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:665  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_25_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:667  %bn_weights_V95_load = load i11* %bn_weights_V95_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V95_load"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:668  %bn_bias_V126_load = load i11* %bn_bias_V126_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V126_load"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:691  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_26_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:693  %bn_weights_V96_load = load i11* %bn_weights_V96_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V96_load"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:694  %bn_bias_V127_load = load i11* %bn_bias_V127_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V127_load"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:717  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_27_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:719  %bn_weights_V97_load = load i11* %bn_weights_V97_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V97_load"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:720  %bn_bias_V128_load = load i11* %bn_bias_V128_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V128_load"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:743  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_28_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:745  %bn_weights_V98_load = load i11* %bn_weights_V98_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V98_load"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:746  %bn_bias_V129_load = load i11* %bn_bias_V129_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V129_load"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:768  %weight_buf_1x1_V_29_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_29, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_29_s"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:771  %bn_weights_V99_load = load i11* %bn_weights_V99_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V99_load"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:772  %bn_bias_V130_load = load i11* %bn_bias_V130_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V130_load"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:794  %weight_buf_1x1_V_30_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_30, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_30_s"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:797  %bn_weights_V100_load = load i11* %bn_weights_V100_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V100_load"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:798  %bn_bias_V131_load = load i11* %bn_bias_V131_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V131_load"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:820  %weight_buf_1x1_V_31_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_31, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_31_s"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:823  %bn_weights_V101_load = load i11* %bn_weights_V101_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V101_load"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:824  %bn_bias_V132_load = load i11* %bn_bias_V132_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V132_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="516" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:1  %weight_buf_1x1_V_0_l = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_0_l"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:2  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %phi_ln733, i64 %weight_buf_1x1_V_0_l)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:4  %bn_weights_V_load = load i11* %bn_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V_load"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:5  %bn_bias_V_load = load i11* %bn_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V_load"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:42  %zext_ln209_1 = zext i6 %tmp1_V_0_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:45  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %zext_ln209_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:46  %relu_shiftx_V133_loa = load i11* %relu_shiftx_V133_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V133_loa"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:47  %relu_shifty_V164_loa = load i11* %relu_shifty_V164_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V164_loa"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:48  %relu_weights_V195_lo = load i11* %relu_weights_V195_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V195_lo"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:68  %zext_ln209_2 = zext i6 %tmp1_V_0_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:71  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %zext_ln209_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:72  %relu_shiftx_V134_loa = load i11* %relu_shiftx_V134_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V134_loa"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:73  %relu_shifty_V165_loa = load i11* %relu_shifty_V165_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V165_loa"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:74  %relu_weights_V196_lo = load i11* %relu_weights_V196_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V196_lo"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:94  %zext_ln209_3 = zext i6 %tmp1_V_0_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:97  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %zext_ln209_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:98  %relu_shiftx_V135_loa = load i11* %relu_shiftx_V135_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V135_loa"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:99  %relu_shifty_V166_loa = load i11* %relu_shifty_V166_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V166_loa"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:100  %relu_weights_V197_lo = load i11* %relu_weights_V197_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V197_lo"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:120  %zext_ln209_4 = zext i6 %tmp1_V_0_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_4"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:123  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %zext_ln209_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:124  %relu_shiftx_V136_loa = load i11* %relu_shiftx_V136_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V136_loa"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:125  %relu_shifty_V167_loa = load i11* %relu_shifty_V167_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V167_loa"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:126  %relu_weights_V198_lo = load i11* %relu_weights_V198_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V198_lo"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:146  %zext_ln209_5 = zext i6 %tmp1_V_0_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_5"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:149  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %zext_ln209_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:150  %relu_shiftx_V137_loa = load i11* %relu_shiftx_V137_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V137_loa"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:151  %relu_shifty_V168_loa = load i11* %relu_shifty_V168_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V168_loa"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:152  %relu_weights_V199_lo = load i11* %relu_weights_V199_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V199_lo"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:172  %zext_ln209_6 = zext i6 %tmp1_V_0_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_6"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:175  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %zext_ln209_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:176  %relu_shiftx_V138_loa = load i11* %relu_shiftx_V138_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V138_loa"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:177  %relu_shifty_V169_loa = load i11* %relu_shifty_V169_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V169_loa"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:178  %relu_weights_V200_lo = load i11* %relu_weights_V200_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V200_lo"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:198  %zext_ln209_7 = zext i6 %tmp1_V_0_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_7"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:201  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %zext_ln209_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:202  %relu_shiftx_V139_loa = load i11* %relu_shiftx_V139_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V139_loa"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:203  %relu_shifty_V170_loa = load i11* %relu_shifty_V170_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V170_loa"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:204  %relu_weights_V201_lo = load i11* %relu_weights_V201_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V201_lo"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:223  %tmp1_V_0_8 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_8_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_8"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:225  %bn_weights_V78_load = load i11* %bn_weights_V78_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V78_load"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:226  %bn_bias_V109_load = load i11* %bn_bias_V109_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V109_load"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:228  %relu_shiftx_V140_loa = load i11* %relu_shiftx_V140_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V140_loa"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:229  %relu_shifty_V171_loa = load i11* %relu_shifty_V171_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V171_loa"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:230  %relu_weights_V202_lo = load i11* %relu_weights_V202_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V202_lo"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:249  %tmp1_V_0_9 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_9_l)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_9"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:251  %bn_weights_V79_load = load i11* %bn_weights_V79_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V79_load"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:252  %bn_bias_V110_load = load i11* %bn_bias_V110_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V110_load"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:254  %relu_shiftx_V141_loa = load i11* %relu_shiftx_V141_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V141_loa"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:255  %relu_shifty_V172_loa = load i11* %relu_shifty_V172_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V172_loa"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:256  %relu_weights_V203_lo = load i11* %relu_weights_V203_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V203_lo"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:275  %tmp1_V_0_s = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_10_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_s"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:277  %bn_weights_V80_load = load i11* %bn_weights_V80_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V80_load"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:278  %bn_bias_V111_load = load i11* %bn_bias_V111_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V111_load"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:280  %relu_shiftx_V142_loa = load i11* %relu_shiftx_V142_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V142_loa"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:281  %relu_shifty_V173_loa = load i11* %relu_shifty_V173_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V173_loa"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:282  %relu_weights_V204_lo = load i11* %relu_weights_V204_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V204_lo"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:301  %tmp1_V_0_10 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_11_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_10"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:303  %bn_weights_V81_load = load i11* %bn_weights_V81_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V81_load"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:304  %bn_bias_V112_load = load i11* %bn_bias_V112_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V112_load"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:306  %relu_shiftx_V143_loa = load i11* %relu_shiftx_V143_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V143_loa"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:307  %relu_shifty_V174_loa = load i11* %relu_shifty_V174_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V174_loa"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:308  %relu_weights_V205_lo = load i11* %relu_weights_V205_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V205_lo"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:327  %tmp1_V_0_11 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_12_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_11"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:329  %bn_weights_V82_load = load i11* %bn_weights_V82_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V82_load"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:330  %bn_bias_V113_load = load i11* %bn_bias_V113_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V113_load"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:332  %relu_shiftx_V144_loa = load i11* %relu_shiftx_V144_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V144_loa"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:333  %relu_shifty_V175_loa = load i11* %relu_shifty_V175_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V175_loa"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:334  %relu_weights_V206_lo = load i11* %relu_weights_V206_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V206_lo"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:353  %tmp1_V_0_12 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_13_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_12"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:355  %bn_weights_V83_load = load i11* %bn_weights_V83_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V83_load"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:356  %bn_bias_V114_load = load i11* %bn_bias_V114_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V114_load"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:358  %relu_shiftx_V145_loa = load i11* %relu_shiftx_V145_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V145_loa"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:359  %relu_shifty_V176_loa = load i11* %relu_shifty_V176_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V176_loa"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:360  %relu_weights_V207_lo = load i11* %relu_weights_V207_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V207_lo"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:379  %tmp1_V_0_13 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_14_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_13"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:381  %bn_weights_V84_load = load i11* %bn_weights_V84_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V84_load"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:382  %bn_bias_V115_load = load i11* %bn_bias_V115_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V115_load"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:384  %relu_shiftx_V146_loa = load i11* %relu_shiftx_V146_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V146_loa"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:385  %relu_shifty_V177_loa = load i11* %relu_shifty_V177_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V177_loa"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:386  %relu_weights_V208_lo = load i11* %relu_weights_V208_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V208_lo"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:405  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_15_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:407  %bn_weights_V85_load = load i11* %bn_weights_V85_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V85_load"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:408  %bn_bias_V116_load = load i11* %bn_bias_V116_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V116_load"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:431  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_16_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:433  %bn_weights_V86_load = load i11* %bn_weights_V86_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V86_load"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:434  %bn_bias_V117_load = load i11* %bn_bias_V117_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V117_load"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:457  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_17_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:459  %bn_weights_V87_load = load i11* %bn_weights_V87_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V87_load"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:460  %bn_bias_V118_load = load i11* %bn_bias_V118_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V118_load"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:483  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_18_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:485  %bn_weights_V88_load = load i11* %bn_weights_V88_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V88_load"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:486  %bn_bias_V119_load = load i11* %bn_bias_V119_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V119_load"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:509  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_19_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:511  %bn_weights_V89_load = load i11* %bn_weights_V89_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V89_load"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:512  %bn_bias_V120_load = load i11* %bn_bias_V120_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V120_load"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:535  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_20_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:537  %bn_weights_V90_load = load i11* %bn_weights_V90_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V90_load"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:538  %bn_bias_V121_load = load i11* %bn_bias_V121_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V121_load"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:561  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_21_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:563  %bn_weights_V91_load = load i11* %bn_weights_V91_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V91_load"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:564  %bn_bias_V122_load = load i11* %bn_bias_V122_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V122_load"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:587  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_22_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:589  %bn_weights_V92_load = load i11* %bn_weights_V92_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V92_load"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:590  %bn_bias_V123_load = load i11* %bn_bias_V123_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V123_load"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:613  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_23_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:615  %bn_weights_V93_load = load i11* %bn_weights_V93_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V93_load"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:616  %bn_bias_V124_load = load i11* %bn_bias_V124_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V124_load"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:639  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_24_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:641  %bn_weights_V94_load = load i11* %bn_weights_V94_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V94_load"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:642  %bn_bias_V125_load = load i11* %bn_bias_V125_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V125_load"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:665  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_25_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:667  %bn_weights_V95_load = load i11* %bn_weights_V95_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V95_load"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:668  %bn_bias_V126_load = load i11* %bn_bias_V126_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V126_load"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:691  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_26_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:693  %bn_weights_V96_load = load i11* %bn_weights_V96_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V96_load"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:694  %bn_bias_V127_load = load i11* %bn_bias_V127_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V127_load"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:717  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_27_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:719  %bn_weights_V97_load = load i11* %bn_weights_V97_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V97_load"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:720  %bn_bias_V128_load = load i11* %bn_bias_V128_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V128_load"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:743  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_28_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:745  %bn_weights_V98_load = load i11* %bn_weights_V98_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V98_load"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:746  %bn_bias_V129_load = load i11* %bn_bias_V129_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V129_load"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:768  %weight_buf_1x1_V_29_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_29, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_29_s"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:769  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_29_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:771  %bn_weights_V99_load = load i11* %bn_weights_V99_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V99_load"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:772  %bn_bias_V130_load = load i11* %bn_bias_V130_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V130_load"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:794  %weight_buf_1x1_V_30_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_30, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_30_s"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:795  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_30_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:797  %bn_weights_V100_load = load i11* %bn_weights_V100_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V100_load"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:798  %bn_bias_V131_load = load i11* %bn_bias_V131_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V131_load"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
hls_label_24_end:820  %weight_buf_1x1_V_31_s = load i64* getelementptr inbounds ([4 x i64]* @weight_buf_1x1_V_31, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="weight_buf_1x1_V_31_s"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:821  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_31_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:823  %bn_weights_V101_load = load i11* %bn_weights_V101_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_weights_V101_load"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="11" op_0_bw="2">
<![CDATA[
hls_label_24_end:824  %bn_bias_V132_load = load i11* %bn_bias_V132_addr, align 2

]]></Node>
<StgValue><ssdm name="bn_bias_V132_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="651" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:2  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %phi_ln733, i64 %weight_buf_1x1_V_0_l)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:45  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %zext_ln209_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:71  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %zext_ln209_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:97  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %zext_ln209_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:123  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %zext_ln209_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:149  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %zext_ln209_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:175  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %zext_ln209_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:201  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %zext_ln209_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:224  %zext_ln209_8 = zext i6 %tmp1_V_0_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_8"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:227  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %zext_ln209_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:250  %zext_ln209_9 = zext i6 %tmp1_V_0_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_9"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:253  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %zext_ln209_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:276  %zext_ln209_10 = zext i6 %tmp1_V_0_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_10"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:279  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %zext_ln209_10, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:302  %zext_ln209_11 = zext i6 %tmp1_V_0_10 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_11"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:305  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %zext_ln209_11, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:328  %zext_ln209_12 = zext i6 %tmp1_V_0_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_12"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:331  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %zext_ln209_12, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:354  %zext_ln209_13 = zext i6 %tmp1_V_0_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_13"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:357  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %zext_ln209_13, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:380  %zext_ln209_14 = zext i6 %tmp1_V_0_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_14"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:383  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %zext_ln209_14, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:405  %tmp1_V_0_14 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_15_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_14"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:431  %tmp1_V_0_15 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_16_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_15"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:457  %tmp1_V_0_16 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_17_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_16"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:483  %tmp1_V_0_17 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_18_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_17"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:509  %tmp1_V_0_18 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_19_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_18"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:535  %tmp1_V_0_19 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_20_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_19"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:561  %tmp1_V_0_20 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_21_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_20"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:587  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_22_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:613  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_23_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:639  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_24_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:665  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_25_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:691  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_26_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:717  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_27_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:743  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_28_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:769  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_29_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:795  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_30_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:821  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_31_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="690" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:2  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %phi_ln733, i64 %weight_buf_1x1_V_0_l)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:45  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %zext_ln209_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:71  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %zext_ln209_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:97  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %zext_ln209_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:123  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %zext_ln209_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:149  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %zext_ln209_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:175  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %zext_ln209_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:201  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %zext_ln209_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:227  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %zext_ln209_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:253  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %zext_ln209_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:279  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %zext_ln209_10, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:305  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %zext_ln209_11, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:331  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %zext_ln209_12, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:357  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %zext_ln209_13, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:383  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %zext_ln209_14, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:406  %zext_ln209_15 = zext i6 %tmp1_V_0_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_15"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:409  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %zext_ln209_15, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:432  %zext_ln209_16 = zext i6 %tmp1_V_0_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_16"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:435  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %zext_ln209_16, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:458  %zext_ln209_17 = zext i6 %tmp1_V_0_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_17"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:461  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %zext_ln209_17, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:484  %zext_ln209_18 = zext i6 %tmp1_V_0_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_18"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:487  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %zext_ln209_18, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:510  %zext_ln209_19 = zext i6 %tmp1_V_0_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_19"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:513  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %zext_ln209_19, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:536  %zext_ln209_20 = zext i6 %tmp1_V_0_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_20"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:539  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %zext_ln209_20, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:562  %zext_ln209_21 = zext i6 %tmp1_V_0_20 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_21"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:565  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %zext_ln209_21, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:587  %tmp1_V_0_21 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_22_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_21"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:613  %tmp1_V_0_22 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_23_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_22"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:639  %tmp1_V_0_23 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_24_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_23"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:665  %tmp1_V_0_24 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_25_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_24"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:691  %tmp1_V_0_25 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_26_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_25"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:717  %tmp1_V_0_26 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_27_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_26"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:743  %tmp1_V_0_27 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_28_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_27"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:769  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_29_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:795  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_30_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:821  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_31_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="729" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:2  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %phi_ln733, i64 %weight_buf_1x1_V_0_l)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:45  %norm_V_0_1 = call fastcc i14 @batch_norm(i8 %zext_ln209_1, i11 %bn_weights_V71_load, i11 %bn_bias_V102_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_1"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:71  %norm_V_0_2 = call fastcc i14 @batch_norm(i8 %zext_ln209_2, i11 %bn_weights_V72_load, i11 %bn_bias_V103_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_2"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:97  %norm_V_0_3 = call fastcc i14 @batch_norm(i8 %zext_ln209_3, i11 %bn_weights_V73_load, i11 %bn_bias_V104_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_3"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:123  %norm_V_0_4 = call fastcc i14 @batch_norm(i8 %zext_ln209_4, i11 %bn_weights_V74_load, i11 %bn_bias_V105_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_4"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:149  %norm_V_0_5 = call fastcc i14 @batch_norm(i8 %zext_ln209_5, i11 %bn_weights_V75_load, i11 %bn_bias_V106_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_5"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:175  %norm_V_0_6 = call fastcc i14 @batch_norm(i8 %zext_ln209_6, i11 %bn_weights_V76_load, i11 %bn_bias_V107_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_6"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:201  %norm_V_0_7 = call fastcc i14 @batch_norm(i8 %zext_ln209_7, i11 %bn_weights_V77_load, i11 %bn_bias_V108_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_7"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:227  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %zext_ln209_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:253  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %zext_ln209_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:279  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %zext_ln209_10, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:305  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %zext_ln209_11, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:331  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %zext_ln209_12, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:357  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %zext_ln209_13, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:383  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %zext_ln209_14, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:409  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %zext_ln209_15, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:435  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %zext_ln209_16, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:461  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %zext_ln209_17, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:487  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %zext_ln209_18, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:513  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %zext_ln209_19, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:539  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %zext_ln209_20, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:565  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %zext_ln209_21, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:588  %zext_ln209_22 = zext i6 %tmp1_V_0_21 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_22"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:591  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %zext_ln209_22, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:614  %zext_ln209_23 = zext i6 %tmp1_V_0_22 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_23"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:617  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %zext_ln209_23, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:640  %zext_ln209_24 = zext i6 %tmp1_V_0_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_24"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:643  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %zext_ln209_24, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:666  %zext_ln209_25 = zext i6 %tmp1_V_0_24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_25"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:669  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %zext_ln209_25, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:692  %zext_ln209_26 = zext i6 %tmp1_V_0_25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_26"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:695  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %zext_ln209_26, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:718  %zext_ln209_27 = zext i6 %tmp1_V_0_26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_27"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:721  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %zext_ln209_27, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:744  %zext_ln209_28 = zext i6 %tmp1_V_0_27 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_28"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:747  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %zext_ln209_28, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:769  %tmp1_V_0_28 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_29_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_28"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:795  %tmp1_V_0_29 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_30_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_29"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
hls_label_24_end:821  %tmp1_V_0_30 = call fastcc i6 @compute_engine_64(i64 %select_ln733_5, i64 %weight_buf_1x1_V_31_s)

]]></Node>
<StgValue><ssdm name="tmp1_V_0_30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:3  %zext_ln209 = zext i6 %tmp1_V to i8

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:6  %norm_V = call fastcc i14 @batch_norm(i8 %zext_ln209, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:7  %relu_shiftx_V_load = load i11* %relu_shiftx_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_load"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:8  %relu_shifty_V_load = load i11* %relu_shifty_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V_load"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:9  %relu_weights_V_load = load i11* %relu_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V_load"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:49  %p_08_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_08_1"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:75  %p_08_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_08_2"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:101  %p_08_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_08_3"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:127  %p_08_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_08_4"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:153  %p_08_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_08_5"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:179  %p_08_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_08_6"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:205  %p_08_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_08_7"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:227  %norm_V_0_8 = call fastcc i14 @batch_norm(i8 %zext_ln209_8, i11 %bn_weights_V78_load, i11 %bn_bias_V109_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_8"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:253  %norm_V_0_9 = call fastcc i14 @batch_norm(i8 %zext_ln209_9, i11 %bn_weights_V79_load, i11 %bn_bias_V110_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_9"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:279  %norm_V_0_s = call fastcc i14 @batch_norm(i8 %zext_ln209_10, i11 %bn_weights_V80_load, i11 %bn_bias_V111_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_s"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:305  %norm_V_0_10 = call fastcc i14 @batch_norm(i8 %zext_ln209_11, i11 %bn_weights_V81_load, i11 %bn_bias_V112_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_10"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:331  %norm_V_0_11 = call fastcc i14 @batch_norm(i8 %zext_ln209_12, i11 %bn_weights_V82_load, i11 %bn_bias_V113_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_11"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:357  %norm_V_0_12 = call fastcc i14 @batch_norm(i8 %zext_ln209_13, i11 %bn_weights_V83_load, i11 %bn_bias_V114_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_12"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:383  %norm_V_0_13 = call fastcc i14 @batch_norm(i8 %zext_ln209_14, i11 %bn_weights_V84_load, i11 %bn_bias_V115_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_13"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:409  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %zext_ln209_15, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:410  %relu_shiftx_V147_loa = load i11* %relu_shiftx_V147_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_loa"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:411  %relu_shifty_V178_loa = load i11* %relu_shifty_V178_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_loa"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:412  %relu_weights_V209_lo = load i11* %relu_weights_V209_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V209_lo"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:435  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %zext_ln209_16, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:436  %relu_shiftx_V148_loa = load i11* %relu_shiftx_V148_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_loa"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:437  %relu_shifty_V179_loa = load i11* %relu_shifty_V179_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_loa"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:438  %relu_weights_V210_lo = load i11* %relu_weights_V210_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V210_lo"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:461  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %zext_ln209_17, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:462  %relu_shiftx_V149_loa = load i11* %relu_shiftx_V149_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_loa"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:463  %relu_shifty_V180_loa = load i11* %relu_shifty_V180_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_loa"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:464  %relu_weights_V211_lo = load i11* %relu_weights_V211_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V211_lo"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:487  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %zext_ln209_18, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:488  %relu_shiftx_V150_loa = load i11* %relu_shiftx_V150_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_loa"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:489  %relu_shifty_V181_loa = load i11* %relu_shifty_V181_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_loa"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:490  %relu_weights_V212_lo = load i11* %relu_weights_V212_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V212_lo"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:513  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %zext_ln209_19, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:514  %relu_shiftx_V151_loa = load i11* %relu_shiftx_V151_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_loa"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:515  %relu_shifty_V182_loa = load i11* %relu_shifty_V182_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_loa"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:516  %relu_weights_V213_lo = load i11* %relu_weights_V213_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V213_lo"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:539  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %zext_ln209_20, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:540  %relu_shiftx_V152_loa = load i11* %relu_shiftx_V152_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_loa"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:541  %relu_shifty_V183_loa = load i11* %relu_shifty_V183_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_loa"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:542  %relu_weights_V214_lo = load i11* %relu_weights_V214_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V214_lo"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:565  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %zext_ln209_21, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:566  %relu_shiftx_V153_loa = load i11* %relu_shiftx_V153_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_loa"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:567  %relu_shifty_V184_loa = load i11* %relu_shifty_V184_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_loa"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:568  %relu_weights_V215_lo = load i11* %relu_weights_V215_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V215_lo"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:591  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %zext_ln209_22, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:592  %relu_shiftx_V154_loa = load i11* %relu_shiftx_V154_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_loa"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:593  %relu_shifty_V185_loa = load i11* %relu_shifty_V185_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_loa"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:594  %relu_weights_V216_lo = load i11* %relu_weights_V216_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V216_lo"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:617  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %zext_ln209_23, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:618  %relu_shiftx_V155_loa = load i11* %relu_shiftx_V155_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_loa"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:619  %relu_shifty_V186_loa = load i11* %relu_shifty_V186_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_loa"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:620  %relu_weights_V217_lo = load i11* %relu_weights_V217_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V217_lo"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:643  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %zext_ln209_24, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:644  %relu_shiftx_V156_loa = load i11* %relu_shiftx_V156_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_loa"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:645  %relu_shifty_V187_loa = load i11* %relu_shifty_V187_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_loa"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:646  %relu_weights_V218_lo = load i11* %relu_weights_V218_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V218_lo"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:669  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %zext_ln209_25, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:670  %relu_shiftx_V157_loa = load i11* %relu_shiftx_V157_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_loa"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:671  %relu_shifty_V188_loa = load i11* %relu_shifty_V188_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_loa"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:672  %relu_weights_V219_lo = load i11* %relu_weights_V219_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V219_lo"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:695  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %zext_ln209_26, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:696  %relu_shiftx_V158_loa = load i11* %relu_shiftx_V158_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_loa"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:697  %relu_shifty_V189_loa = load i11* %relu_shifty_V189_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_loa"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:698  %relu_weights_V220_lo = load i11* %relu_weights_V220_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V220_lo"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:721  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %zext_ln209_27, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:722  %relu_shiftx_V159_loa = load i11* %relu_shiftx_V159_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_loa"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:723  %relu_shifty_V190_loa = load i11* %relu_shifty_V190_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_loa"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:724  %relu_weights_V221_lo = load i11* %relu_weights_V221_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V221_lo"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:747  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %zext_ln209_28, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:748  %relu_shiftx_V160_loa = load i11* %relu_shiftx_V160_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_loa"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:749  %relu_shifty_V191_loa = load i11* %relu_shifty_V191_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_loa"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:750  %relu_weights_V222_lo = load i11* %relu_weights_V222_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V222_lo"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:770  %zext_ln209_29 = zext i6 %tmp1_V_0_28 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_29"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:773  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %zext_ln209_29, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:774  %relu_shiftx_V161_loa = load i11* %relu_shiftx_V161_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_loa"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:775  %relu_shifty_V192_loa = load i11* %relu_shifty_V192_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_loa"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:776  %relu_weights_V223_lo = load i11* %relu_weights_V223_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V223_lo"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:796  %zext_ln209_30 = zext i6 %tmp1_V_0_29 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_30"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:799  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %zext_ln209_30, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:800  %relu_shiftx_V162_loa = load i11* %relu_shiftx_V162_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_loa"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:801  %relu_shifty_V193_loa = load i11* %relu_shifty_V193_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_loa"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:802  %relu_weights_V224_lo = load i11* %relu_weights_V224_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V224_lo"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="6">
<![CDATA[
hls_label_24_end:822  %zext_ln209_31 = zext i6 %tmp1_V_0_30 to i8

]]></Node>
<StgValue><ssdm name="zext_ln209_31"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:825  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %zext_ln209_31, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:826  %relu_shiftx_V163_loa = load i11* %relu_shiftx_V163_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_loa"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:827  %relu_shifty_V194_loa = load i11* %relu_shifty_V194_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_loa"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:828  %relu_weights_V225_lo = load i11* %relu_weights_V225_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V225_lo"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="4">
<![CDATA[
hls_label_24_begin:5  %zext_ln732 = zext i4 %select_ln732_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln732"/></StgValue>
</operation>

<operation id="859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_24_begin:6  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln732_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="7">
<![CDATA[
hls_label_24_begin:7  %zext_ln732_2 = zext i7 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln732_2"/></StgValue>
</operation>

<operation id="861" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:8  %add_ln732 = add i8 %zext_ln732_2, %zext_ln732

]]></Node>
<StgValue><ssdm name="add_ln732"/></StgValue>
</operation>

<operation id="862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="4">
<![CDATA[
hls_label_24_begin:25  %zext_ln732_3 = zext i4 %select_ln732 to i8

]]></Node>
<StgValue><ssdm name="zext_ln732_3"/></StgValue>
</operation>

<operation id="863" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:26  %add_ln732_1 = add i8 %zext_ln732_3, %add_ln732

]]></Node>
<StgValue><ssdm name="add_ln732_1"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="8">
<![CDATA[
hls_label_24_begin:27  %zext_ln732_4 = zext i8 %add_ln732_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln732_4"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:29  %top_1_V_addr = getelementptr [81 x i14]* %top_1_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_1_V_addr"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:30  %top_2_V_addr = getelementptr [81 x i14]* %top_2_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_2_V_addr"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:31  %top_3_V_addr = getelementptr [81 x i14]* %top_3_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_3_V_addr"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:32  %top_4_V_addr = getelementptr [81 x i14]* %top_4_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_4_V_addr"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:33  %top_5_V_addr = getelementptr [81 x i14]* %top_5_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_5_V_addr"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:34  %top_6_V_addr = getelementptr [81 x i14]* %top_6_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_6_V_addr"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:35  %top_7_V_addr = getelementptr [81 x i14]* %top_7_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_7_V_addr"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:36  %top_8_V_addr = getelementptr [81 x i14]* %top_8_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_8_V_addr"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:37  %top_9_V_addr = getelementptr [81 x i14]* %top_9_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_9_V_addr"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:38  %top_10_V_addr = getelementptr [81 x i14]* %top_10_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_10_V_addr"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:39  %top_11_V_addr = getelementptr [81 x i14]* %top_11_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_11_V_addr"/></StgValue>
</operation>

<operation id="876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:40  %top_12_V_addr = getelementptr [81 x i14]* %top_12_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_12_V_addr"/></StgValue>
</operation>

<operation id="877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:41  %top_13_V_addr = getelementptr [81 x i14]* %top_13_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_13_V_addr"/></StgValue>
</operation>

<operation id="878" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:42  %top_14_V_addr = getelementptr [81 x i14]* %top_14_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_14_V_addr"/></StgValue>
</operation>

<operation id="879" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0">
<![CDATA[
hls_label_24_begin:68  switch i4 %select_ln732_1, label %branch286 [
    i4 1, label %branch280
    i4 2, label %branch281
    i4 3, label %branch282
    i4 4, label %branch283
    i4 5, label %branch284
    i4 6, label %branch285
  ]

]]></Node>
<StgValue><ssdm name="switch_ln733"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:6  %norm_V = call fastcc i14 @batch_norm(i8 %zext_ln209, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:7  %relu_shiftx_V_load = load i11* %relu_shiftx_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V_load"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:8  %relu_shifty_V_load = load i11* %relu_shifty_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V_load"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:9  %relu_weights_V_load = load i11* %relu_weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V_load"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:26  %top_1_V_load = load i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:49  %p_08_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_08_1"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:65  %top_2_V_load = load i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:75  %p_08_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_08_2"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:91  %top_3_V_load = load i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:101  %p_08_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_08_3"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:117  %top_4_V_load = load i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:127  %p_08_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_08_4"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:143  %top_5_V_load = load i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:153  %p_08_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_08_5"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:169  %top_6_V_load = load i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:179  %p_08_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_08_6"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:195  %top_7_V_load = load i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:205  %p_08_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_08_7"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:221  %top_8_V_load = load i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:231  %p_08_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_08_8"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:247  %top_9_V_load = load i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:257  %p_08_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_08_9"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:273  %top_10_V_load = load i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:283  %p_08_s = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_08_s"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:299  %top_11_V_load = load i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:309  %p_08_10 = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_08_10"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:325  %top_12_V_load = load i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:335  %p_08_11 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_08_11"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:351  %top_13_V_load = load i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:361  %p_08_12 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_08_12"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:377  %top_14_V_load = load i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:387  %p_08_13 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_08_13"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:409  %norm_V_0_14 = call fastcc i14 @batch_norm(i8 %zext_ln209_15, i11 %bn_weights_V85_load, i11 %bn_bias_V116_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_14"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:410  %relu_shiftx_V147_loa = load i11* %relu_shiftx_V147_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V147_loa"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:411  %relu_shifty_V178_loa = load i11* %relu_shifty_V178_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V178_loa"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:412  %relu_weights_V209_lo = load i11* %relu_weights_V209_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V209_lo"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:435  %norm_V_0_15 = call fastcc i14 @batch_norm(i8 %zext_ln209_16, i11 %bn_weights_V86_load, i11 %bn_bias_V117_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_15"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:436  %relu_shiftx_V148_loa = load i11* %relu_shiftx_V148_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V148_loa"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:437  %relu_shifty_V179_loa = load i11* %relu_shifty_V179_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V179_loa"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:438  %relu_weights_V210_lo = load i11* %relu_weights_V210_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V210_lo"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:461  %norm_V_0_16 = call fastcc i14 @batch_norm(i8 %zext_ln209_17, i11 %bn_weights_V87_load, i11 %bn_bias_V118_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_16"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:462  %relu_shiftx_V149_loa = load i11* %relu_shiftx_V149_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V149_loa"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:463  %relu_shifty_V180_loa = load i11* %relu_shifty_V180_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V180_loa"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:464  %relu_weights_V211_lo = load i11* %relu_weights_V211_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V211_lo"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:487  %norm_V_0_17 = call fastcc i14 @batch_norm(i8 %zext_ln209_18, i11 %bn_weights_V88_load, i11 %bn_bias_V119_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_17"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:488  %relu_shiftx_V150_loa = load i11* %relu_shiftx_V150_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V150_loa"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:489  %relu_shifty_V181_loa = load i11* %relu_shifty_V181_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V181_loa"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:490  %relu_weights_V212_lo = load i11* %relu_weights_V212_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V212_lo"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:513  %norm_V_0_18 = call fastcc i14 @batch_norm(i8 %zext_ln209_19, i11 %bn_weights_V89_load, i11 %bn_bias_V120_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_18"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:514  %relu_shiftx_V151_loa = load i11* %relu_shiftx_V151_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V151_loa"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:515  %relu_shifty_V182_loa = load i11* %relu_shifty_V182_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V182_loa"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:516  %relu_weights_V213_lo = load i11* %relu_weights_V213_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V213_lo"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:539  %norm_V_0_19 = call fastcc i14 @batch_norm(i8 %zext_ln209_20, i11 %bn_weights_V90_load, i11 %bn_bias_V121_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_19"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:540  %relu_shiftx_V152_loa = load i11* %relu_shiftx_V152_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V152_loa"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:541  %relu_shifty_V183_loa = load i11* %relu_shifty_V183_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V183_loa"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:542  %relu_weights_V214_lo = load i11* %relu_weights_V214_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V214_lo"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:565  %norm_V_0_20 = call fastcc i14 @batch_norm(i8 %zext_ln209_21, i11 %bn_weights_V91_load, i11 %bn_bias_V122_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_20"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:566  %relu_shiftx_V153_loa = load i11* %relu_shiftx_V153_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V153_loa"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:567  %relu_shifty_V184_loa = load i11* %relu_shifty_V184_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V184_loa"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:568  %relu_weights_V215_lo = load i11* %relu_weights_V215_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V215_lo"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:591  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %zext_ln209_22, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:592  %relu_shiftx_V154_loa = load i11* %relu_shiftx_V154_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V154_loa"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:593  %relu_shifty_V185_loa = load i11* %relu_shifty_V185_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V185_loa"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:594  %relu_weights_V216_lo = load i11* %relu_weights_V216_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V216_lo"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:617  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %zext_ln209_23, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:618  %relu_shiftx_V155_loa = load i11* %relu_shiftx_V155_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V155_loa"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:619  %relu_shifty_V186_loa = load i11* %relu_shifty_V186_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V186_loa"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:620  %relu_weights_V217_lo = load i11* %relu_weights_V217_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V217_lo"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:643  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %zext_ln209_24, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:644  %relu_shiftx_V156_loa = load i11* %relu_shiftx_V156_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V156_loa"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:645  %relu_shifty_V187_loa = load i11* %relu_shifty_V187_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V187_loa"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:646  %relu_weights_V218_lo = load i11* %relu_weights_V218_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V218_lo"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:669  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %zext_ln209_25, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:670  %relu_shiftx_V157_loa = load i11* %relu_shiftx_V157_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V157_loa"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:671  %relu_shifty_V188_loa = load i11* %relu_shifty_V188_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V188_loa"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:672  %relu_weights_V219_lo = load i11* %relu_weights_V219_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V219_lo"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:695  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %zext_ln209_26, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:696  %relu_shiftx_V158_loa = load i11* %relu_shiftx_V158_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V158_loa"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:697  %relu_shifty_V189_loa = load i11* %relu_shifty_V189_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V189_loa"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:698  %relu_weights_V220_lo = load i11* %relu_weights_V220_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V220_lo"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:721  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %zext_ln209_27, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:722  %relu_shiftx_V159_loa = load i11* %relu_shiftx_V159_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V159_loa"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:723  %relu_shifty_V190_loa = load i11* %relu_shifty_V190_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V190_loa"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:724  %relu_weights_V221_lo = load i11* %relu_weights_V221_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V221_lo"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:747  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %zext_ln209_28, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:748  %relu_shiftx_V160_loa = load i11* %relu_shiftx_V160_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V160_loa"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:749  %relu_shifty_V191_loa = load i11* %relu_shifty_V191_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V191_loa"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:750  %relu_weights_V222_lo = load i11* %relu_weights_V222_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V222_lo"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:773  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %zext_ln209_29, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:774  %relu_shiftx_V161_loa = load i11* %relu_shiftx_V161_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V161_loa"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:775  %relu_shifty_V192_loa = load i11* %relu_shifty_V192_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V192_loa"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:776  %relu_weights_V223_lo = load i11* %relu_weights_V223_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V223_lo"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:799  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %zext_ln209_30, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:800  %relu_shiftx_V162_loa = load i11* %relu_shiftx_V162_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V162_loa"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:801  %relu_shifty_V193_loa = load i11* %relu_shifty_V193_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V193_loa"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:802  %relu_weights_V224_lo = load i11* %relu_weights_V224_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V224_lo"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:825  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %zext_ln209_31, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:826  %relu_shiftx_V163_loa = load i11* %relu_shiftx_V163_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shiftx_V163_loa"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:827  %relu_shifty_V194_loa = load i11* %relu_shifty_V194_add, align 2

]]></Node>
<StgValue><ssdm name="relu_shifty_V194_loa"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="11" op_0_bw="1">
<![CDATA[
hls_label_24_end:828  %relu_weights_V225_lo = load i11* %relu_weights_V225_ad, align 2

]]></Node>
<StgValue><ssdm name="relu_weights_V225_lo"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="980" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:6  %norm_V = call fastcc i14 @batch_norm(i8 %zext_ln209, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:26  %top_1_V_load = load i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:49  %p_08_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_08_1"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:65  %top_2_V_load = load i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:75  %p_08_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_08_2"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:91  %top_3_V_load = load i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:101  %p_08_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_08_3"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:117  %top_4_V_load = load i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:127  %p_08_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_08_4"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:143  %top_5_V_load = load i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:153  %p_08_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_08_5"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:169  %top_6_V_load = load i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:179  %p_08_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_08_6"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:195  %top_7_V_load = load i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:205  %p_08_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_08_7"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:221  %top_8_V_load = load i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:231  %p_08_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_08_8"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:247  %top_9_V_load = load i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:257  %p_08_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_08_9"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:273  %top_10_V_load = load i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:283  %p_08_s = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_08_s"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:299  %top_11_V_load = load i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:309  %p_08_10 = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_08_10"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:325  %top_12_V_load = load i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:335  %p_08_11 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_08_11"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:351  %top_13_V_load = load i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:361  %p_08_12 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_08_12"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:377  %top_14_V_load = load i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:387  %p_08_13 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_08_13"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:413  %p_08_14 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_08_14"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:439  %p_08_15 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_08_15"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:465  %p_08_16 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_08_16"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:491  %p_08_17 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_08_17"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:517  %p_08_18 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_08_18"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:543  %p_08_19 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_08_19"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:569  %p_08_20 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_08_20"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:591  %norm_V_0_21 = call fastcc i14 @batch_norm(i8 %zext_ln209_22, i11 %bn_weights_V92_load, i11 %bn_bias_V123_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_21"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:617  %norm_V_0_22 = call fastcc i14 @batch_norm(i8 %zext_ln209_23, i11 %bn_weights_V93_load, i11 %bn_bias_V124_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_22"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:643  %norm_V_0_23 = call fastcc i14 @batch_norm(i8 %zext_ln209_24, i11 %bn_weights_V94_load, i11 %bn_bias_V125_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_23"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:669  %norm_V_0_24 = call fastcc i14 @batch_norm(i8 %zext_ln209_25, i11 %bn_weights_V95_load, i11 %bn_bias_V126_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_24"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:695  %norm_V_0_25 = call fastcc i14 @batch_norm(i8 %zext_ln209_26, i11 %bn_weights_V96_load, i11 %bn_bias_V127_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_25"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:721  %norm_V_0_26 = call fastcc i14 @batch_norm(i8 %zext_ln209_27, i11 %bn_weights_V97_load, i11 %bn_bias_V128_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_26"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:747  %norm_V_0_27 = call fastcc i14 @batch_norm(i8 %zext_ln209_28, i11 %bn_weights_V98_load, i11 %bn_bias_V129_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_27"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:773  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %zext_ln209_29, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:799  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %zext_ln209_30, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:825  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %zext_ln209_31, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1026" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:6  %norm_V = call fastcc i14 @batch_norm(i8 %zext_ln209, i11 %bn_weights_V_load, i11 %bn_bias_V_load)

]]></Node>
<StgValue><ssdm name="norm_V"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:49  %p_08_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_08_1"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:75  %p_08_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_08_2"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:101  %p_08_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_08_3"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:127  %p_08_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_08_4"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:153  %p_08_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_08_5"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:179  %p_08_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_08_6"/></StgValue>
</operation>

<operation id="1033" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:205  %p_08_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_08_7"/></StgValue>
</operation>

<operation id="1034" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:231  %p_08_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_08_8"/></StgValue>
</operation>

<operation id="1035" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:257  %p_08_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_08_9"/></StgValue>
</operation>

<operation id="1036" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:283  %p_08_s = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_08_s"/></StgValue>
</operation>

<operation id="1037" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:309  %p_08_10 = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_08_10"/></StgValue>
</operation>

<operation id="1038" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:335  %p_08_11 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_08_11"/></StgValue>
</operation>

<operation id="1039" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:361  %p_08_12 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_08_12"/></StgValue>
</operation>

<operation id="1040" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:387  %p_08_13 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_08_13"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:413  %p_08_14 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_08_14"/></StgValue>
</operation>

<operation id="1042" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:439  %p_08_15 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_08_15"/></StgValue>
</operation>

<operation id="1043" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:465  %p_08_16 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_08_16"/></StgValue>
</operation>

<operation id="1044" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:491  %p_08_17 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_08_17"/></StgValue>
</operation>

<operation id="1045" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:517  %p_08_18 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_08_18"/></StgValue>
</operation>

<operation id="1046" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:543  %p_08_19 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_08_19"/></StgValue>
</operation>

<operation id="1047" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:569  %p_08_20 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_08_20"/></StgValue>
</operation>

<operation id="1048" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:595  %p_08_21 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_08_21"/></StgValue>
</operation>

<operation id="1049" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:621  %p_08_22 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_08_22"/></StgValue>
</operation>

<operation id="1050" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:647  %p_08_23 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_08_23"/></StgValue>
</operation>

<operation id="1051" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:673  %p_08_24 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_08_24"/></StgValue>
</operation>

<operation id="1052" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:699  %p_08_25 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_08_25"/></StgValue>
</operation>

<operation id="1053" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:725  %p_08_26 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_08_26"/></StgValue>
</operation>

<operation id="1054" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:751  %p_08_27 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_08_27"/></StgValue>
</operation>

<operation id="1055" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:773  %norm_V_0_28 = call fastcc i14 @batch_norm(i8 %zext_ln209_29, i11 %bn_weights_V99_load, i11 %bn_bias_V130_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_28"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:799  %norm_V_0_29 = call fastcc i14 @batch_norm(i8 %zext_ln209_30, i11 %bn_weights_V100_load, i11 %bn_bias_V131_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_29"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="11" op_3_bw="11">
<![CDATA[
hls_label_24_end:825  %norm_V_0_30 = call fastcc i14 @batch_norm(i8 %zext_ln209_31, i11 %bn_weights_V101_load, i11 %bn_bias_V132_load)

]]></Node>
<StgValue><ssdm name="norm_V_0_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1058" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:10  %p_s = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1059" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:49  %p_08_1 = call fastcc i14 @relu(i14 %norm_V_0_1, i11 %relu_shiftx_V133_loa, i11 %relu_shifty_V164_loa, i11 %relu_weights_V195_lo)

]]></Node>
<StgValue><ssdm name="p_08_1"/></StgValue>
</operation>

<operation id="1060" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:75  %p_08_2 = call fastcc i14 @relu(i14 %norm_V_0_2, i11 %relu_shiftx_V134_loa, i11 %relu_shifty_V165_loa, i11 %relu_weights_V196_lo)

]]></Node>
<StgValue><ssdm name="p_08_2"/></StgValue>
</operation>

<operation id="1061" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:101  %p_08_3 = call fastcc i14 @relu(i14 %norm_V_0_3, i11 %relu_shiftx_V135_loa, i11 %relu_shifty_V166_loa, i11 %relu_weights_V197_lo)

]]></Node>
<StgValue><ssdm name="p_08_3"/></StgValue>
</operation>

<operation id="1062" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:127  %p_08_4 = call fastcc i14 @relu(i14 %norm_V_0_4, i11 %relu_shiftx_V136_loa, i11 %relu_shifty_V167_loa, i11 %relu_weights_V198_lo)

]]></Node>
<StgValue><ssdm name="p_08_4"/></StgValue>
</operation>

<operation id="1063" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:153  %p_08_5 = call fastcc i14 @relu(i14 %norm_V_0_5, i11 %relu_shiftx_V137_loa, i11 %relu_shifty_V168_loa, i11 %relu_weights_V199_lo)

]]></Node>
<StgValue><ssdm name="p_08_5"/></StgValue>
</operation>

<operation id="1064" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:179  %p_08_6 = call fastcc i14 @relu(i14 %norm_V_0_6, i11 %relu_shiftx_V138_loa, i11 %relu_shifty_V169_loa, i11 %relu_weights_V200_lo)

]]></Node>
<StgValue><ssdm name="p_08_6"/></StgValue>
</operation>

<operation id="1065" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:205  %p_08_7 = call fastcc i14 @relu(i14 %norm_V_0_7, i11 %relu_shiftx_V139_loa, i11 %relu_shifty_V170_loa, i11 %relu_weights_V201_lo)

]]></Node>
<StgValue><ssdm name="p_08_7"/></StgValue>
</operation>

<operation id="1066" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:231  %p_08_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_08_8"/></StgValue>
</operation>

<operation id="1067" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:257  %p_08_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_08_9"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:283  %p_08_s = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_08_s"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:309  %p_08_10 = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_08_10"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:335  %p_08_11 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_08_11"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:361  %p_08_12 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_08_12"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:387  %p_08_13 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_08_13"/></StgValue>
</operation>

<operation id="1073" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:413  %p_08_14 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_08_14"/></StgValue>
</operation>

<operation id="1074" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:439  %p_08_15 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_08_15"/></StgValue>
</operation>

<operation id="1075" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:465  %p_08_16 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_08_16"/></StgValue>
</operation>

<operation id="1076" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:491  %p_08_17 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_08_17"/></StgValue>
</operation>

<operation id="1077" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:517  %p_08_18 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_08_18"/></StgValue>
</operation>

<operation id="1078" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:543  %p_08_19 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_08_19"/></StgValue>
</operation>

<operation id="1079" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:569  %p_08_20 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_08_20"/></StgValue>
</operation>

<operation id="1080" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:595  %p_08_21 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_08_21"/></StgValue>
</operation>

<operation id="1081" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:621  %p_08_22 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_08_22"/></StgValue>
</operation>

<operation id="1082" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:647  %p_08_23 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_08_23"/></StgValue>
</operation>

<operation id="1083" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:673  %p_08_24 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_08_24"/></StgValue>
</operation>

<operation id="1084" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:699  %p_08_25 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_08_25"/></StgValue>
</operation>

<operation id="1085" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:725  %p_08_26 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_08_26"/></StgValue>
</operation>

<operation id="1086" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:751  %p_08_27 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_08_27"/></StgValue>
</operation>

<operation id="1087" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:777  %p_08_28 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_08_28"/></StgValue>
</operation>

<operation id="1088" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:803  %p_08_29 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_08_29"/></StgValue>
</operation>

<operation id="1089" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:829  %p_08_30 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_08_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1090" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:10  %p_s = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1091" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:50  %sext_ln703_128 = sext i14 %top_1_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_128"/></StgValue>
</operation>

<operation id="1092" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:51  %sext_ln703_129 = sext i14 %p_08_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_129"/></StgValue>
</operation>

<operation id="1093" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:52  %add_ln1192_129 = add nsw i15 %sext_ln703_129, %sext_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="1094" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:53  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_129, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="1095" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:54  %add_ln703_127 = add i14 %top_1_V_load, %p_08_1

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="1096" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:55  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_127, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="1097" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:56  %xor_ln786_1 = xor i1 %tmp_712, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="1098" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:57  %and_ln786_227 = and i1 %tmp_711, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_227"/></StgValue>
</operation>

<operation id="1099" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:58  %xor_ln340_212 = xor i1 %tmp_711, %tmp_712

]]></Node>
<StgValue><ssdm name="xor_ln340_212"/></StgValue>
</operation>

<operation id="1100" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:59  %xor_ln340_1 = xor i1 %tmp_711, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="1101" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:60  %or_ln340_321 = or i1 %tmp_712, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_321"/></StgValue>
</operation>

<operation id="1102" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:61  %select_ln340_1 = select i1 %xor_ln340_212, i14 8191, i14 %add_ln703_127

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="1103" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:62  %select_ln388_1 = select i1 %and_ln786_227, i14 -8192, i14 %add_ln703_127

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1104" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:63  %select_ln340_293 = select i1 %or_ln340_321, i14 %select_ln340_1, i14 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_293"/></StgValue>
</operation>

<operation id="1105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:76  %sext_ln703_130 = sext i14 %top_2_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_130"/></StgValue>
</operation>

<operation id="1106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:77  %sext_ln703_131 = sext i14 %p_08_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_131"/></StgValue>
</operation>

<operation id="1107" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:78  %add_ln1192_130 = add nsw i15 %sext_ln703_131, %sext_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="1108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:79  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_130, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="1109" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:80  %add_ln703_128 = add i14 %top_2_V_load, %p_08_2

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="1110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:81  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_128, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="1111" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:82  %xor_ln786_2 = xor i1 %tmp_714, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="1112" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:83  %and_ln786_228 = and i1 %tmp_713, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_228"/></StgValue>
</operation>

<operation id="1113" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:84  %xor_ln340_213 = xor i1 %tmp_713, %tmp_714

]]></Node>
<StgValue><ssdm name="xor_ln340_213"/></StgValue>
</operation>

<operation id="1114" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:85  %xor_ln340_2 = xor i1 %tmp_713, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="1115" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:86  %or_ln340_322 = or i1 %tmp_714, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_322"/></StgValue>
</operation>

<operation id="1116" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:87  %select_ln340_2 = select i1 %xor_ln340_213, i14 8191, i14 %add_ln703_128

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="1117" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:88  %select_ln388_2 = select i1 %and_ln786_228, i14 -8192, i14 %add_ln703_128

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="1118" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:89  %select_ln340_294 = select i1 %or_ln340_322, i14 %select_ln340_2, i14 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_294"/></StgValue>
</operation>

<operation id="1119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:102  %sext_ln703_132 = sext i14 %top_3_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_132"/></StgValue>
</operation>

<operation id="1120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:103  %sext_ln703_133 = sext i14 %p_08_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_133"/></StgValue>
</operation>

<operation id="1121" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:104  %add_ln1192_131 = add nsw i15 %sext_ln703_133, %sext_ln703_132

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="1122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:105  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_131, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="1123" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:106  %add_ln703_129 = add i14 %top_3_V_load, %p_08_3

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="1124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:107  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_129, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="1125" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:108  %xor_ln786_3 = xor i1 %tmp_716, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="1126" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:109  %and_ln786_229 = and i1 %tmp_715, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_229"/></StgValue>
</operation>

<operation id="1127" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:110  %xor_ln340_214 = xor i1 %tmp_715, %tmp_716

]]></Node>
<StgValue><ssdm name="xor_ln340_214"/></StgValue>
</operation>

<operation id="1128" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:111  %xor_ln340_3 = xor i1 %tmp_715, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="1129" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:112  %or_ln340_323 = or i1 %tmp_716, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_323"/></StgValue>
</operation>

<operation id="1130" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:113  %select_ln340_3 = select i1 %xor_ln340_214, i14 8191, i14 %add_ln703_129

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="1131" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:114  %select_ln388_3 = select i1 %and_ln786_229, i14 -8192, i14 %add_ln703_129

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="1132" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:115  %select_ln340_295 = select i1 %or_ln340_323, i14 %select_ln340_3, i14 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_295"/></StgValue>
</operation>

<operation id="1133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:128  %sext_ln703_134 = sext i14 %top_4_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_134"/></StgValue>
</operation>

<operation id="1134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:129  %sext_ln703_135 = sext i14 %p_08_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_135"/></StgValue>
</operation>

<operation id="1135" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:130  %add_ln1192_132 = add nsw i15 %sext_ln703_135, %sext_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="1136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:131  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_132, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="1137" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:132  %add_ln703_130 = add i14 %top_4_V_load, %p_08_4

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="1138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:133  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_130, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="1139" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:134  %xor_ln786_4 = xor i1 %tmp_718, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="1140" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:135  %and_ln786_230 = and i1 %tmp_717, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_230"/></StgValue>
</operation>

<operation id="1141" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:136  %xor_ln340_215 = xor i1 %tmp_717, %tmp_718

]]></Node>
<StgValue><ssdm name="xor_ln340_215"/></StgValue>
</operation>

<operation id="1142" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:137  %xor_ln340_4 = xor i1 %tmp_717, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="1143" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:138  %or_ln340_324 = or i1 %tmp_718, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_324"/></StgValue>
</operation>

<operation id="1144" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:139  %select_ln340_4 = select i1 %xor_ln340_215, i14 8191, i14 %add_ln703_130

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="1145" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:140  %select_ln388_4 = select i1 %and_ln786_230, i14 -8192, i14 %add_ln703_130

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="1146" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:141  %select_ln340_296 = select i1 %or_ln340_324, i14 %select_ln340_4, i14 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_296"/></StgValue>
</operation>

<operation id="1147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:154  %sext_ln703_136 = sext i14 %top_5_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_136"/></StgValue>
</operation>

<operation id="1148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:155  %sext_ln703_137 = sext i14 %p_08_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_137"/></StgValue>
</operation>

<operation id="1149" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:156  %add_ln1192_133 = add nsw i15 %sext_ln703_137, %sext_ln703_136

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="1150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:157  %tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_133, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="1151" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:158  %add_ln703_131 = add i14 %top_5_V_load, %p_08_5

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="1152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:159  %tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_131, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="1153" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:160  %xor_ln786_5 = xor i1 %tmp_720, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="1154" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:161  %and_ln786_231 = and i1 %tmp_719, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_231"/></StgValue>
</operation>

<operation id="1155" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:162  %xor_ln340_216 = xor i1 %tmp_719, %tmp_720

]]></Node>
<StgValue><ssdm name="xor_ln340_216"/></StgValue>
</operation>

<operation id="1156" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:163  %xor_ln340_5 = xor i1 %tmp_719, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="1157" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:164  %or_ln340_325 = or i1 %tmp_720, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_325"/></StgValue>
</operation>

<operation id="1158" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:165  %select_ln340_5 = select i1 %xor_ln340_216, i14 8191, i14 %add_ln703_131

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="1159" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:166  %select_ln388_5 = select i1 %and_ln786_231, i14 -8192, i14 %add_ln703_131

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="1160" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:167  %select_ln340_297 = select i1 %or_ln340_325, i14 %select_ln340_5, i14 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_297"/></StgValue>
</operation>

<operation id="1161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:180  %sext_ln703_138 = sext i14 %top_6_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_138"/></StgValue>
</operation>

<operation id="1162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:181  %sext_ln703_139 = sext i14 %p_08_6 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_139"/></StgValue>
</operation>

<operation id="1163" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:182  %add_ln1192_134 = add nsw i15 %sext_ln703_139, %sext_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="1164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:183  %tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_134, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1165" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:184  %add_ln703_132 = add i14 %top_6_V_load, %p_08_6

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="1166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:185  %tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_132, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1167" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:186  %xor_ln786_6 = xor i1 %tmp_722, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="1168" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:187  %and_ln786_232 = and i1 %tmp_721, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_232"/></StgValue>
</operation>

<operation id="1169" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:188  %xor_ln340_217 = xor i1 %tmp_721, %tmp_722

]]></Node>
<StgValue><ssdm name="xor_ln340_217"/></StgValue>
</operation>

<operation id="1170" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:189  %xor_ln340_6 = xor i1 %tmp_721, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="1171" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:190  %or_ln340_326 = or i1 %tmp_722, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_326"/></StgValue>
</operation>

<operation id="1172" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:191  %select_ln340_6 = select i1 %xor_ln340_217, i14 8191, i14 %add_ln703_132

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="1173" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:192  %select_ln388_6 = select i1 %and_ln786_232, i14 -8192, i14 %add_ln703_132

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1174" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:193  %select_ln340_298 = select i1 %or_ln340_326, i14 %select_ln340_6, i14 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_298"/></StgValue>
</operation>

<operation id="1175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:206  %sext_ln703_140 = sext i14 %top_7_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_140"/></StgValue>
</operation>

<operation id="1176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:207  %sext_ln703_141 = sext i14 %p_08_7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_141"/></StgValue>
</operation>

<operation id="1177" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:208  %add_ln1192_135 = add nsw i15 %sext_ln703_141, %sext_ln703_140

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="1178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:209  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_135, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="1179" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:210  %add_ln703_133 = add i14 %top_7_V_load, %p_08_7

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="1180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:211  %tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_133, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="1181" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:212  %xor_ln786_7 = xor i1 %tmp_724, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="1182" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:213  %and_ln786_233 = and i1 %tmp_723, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_233"/></StgValue>
</operation>

<operation id="1183" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:214  %xor_ln340_218 = xor i1 %tmp_723, %tmp_724

]]></Node>
<StgValue><ssdm name="xor_ln340_218"/></StgValue>
</operation>

<operation id="1184" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:215  %xor_ln340_7 = xor i1 %tmp_723, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="1185" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:216  %or_ln340_327 = or i1 %tmp_724, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_327"/></StgValue>
</operation>

<operation id="1186" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:217  %select_ln340_7 = select i1 %xor_ln340_218, i14 8191, i14 %add_ln703_133

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1187" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:218  %select_ln388_7 = select i1 %and_ln786_233, i14 -8192, i14 %add_ln703_133

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1188" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:219  %select_ln340_299 = select i1 %or_ln340_327, i14 %select_ln340_7, i14 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_299"/></StgValue>
</operation>

<operation id="1189" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:231  %p_08_8 = call fastcc i14 @relu(i14 %norm_V_0_8, i11 %relu_shiftx_V140_loa, i11 %relu_shifty_V171_loa, i11 %relu_weights_V202_lo)

]]></Node>
<StgValue><ssdm name="p_08_8"/></StgValue>
</operation>

<operation id="1190" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:257  %p_08_9 = call fastcc i14 @relu(i14 %norm_V_0_9, i11 %relu_shiftx_V141_loa, i11 %relu_shifty_V172_loa, i11 %relu_weights_V203_lo)

]]></Node>
<StgValue><ssdm name="p_08_9"/></StgValue>
</operation>

<operation id="1191" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:283  %p_08_s = call fastcc i14 @relu(i14 %norm_V_0_s, i11 %relu_shiftx_V142_loa, i11 %relu_shifty_V173_loa, i11 %relu_weights_V204_lo)

]]></Node>
<StgValue><ssdm name="p_08_s"/></StgValue>
</operation>

<operation id="1192" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:309  %p_08_10 = call fastcc i14 @relu(i14 %norm_V_0_10, i11 %relu_shiftx_V143_loa, i11 %relu_shifty_V174_loa, i11 %relu_weights_V205_lo)

]]></Node>
<StgValue><ssdm name="p_08_10"/></StgValue>
</operation>

<operation id="1193" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:335  %p_08_11 = call fastcc i14 @relu(i14 %norm_V_0_11, i11 %relu_shiftx_V144_loa, i11 %relu_shifty_V175_loa, i11 %relu_weights_V206_lo)

]]></Node>
<StgValue><ssdm name="p_08_11"/></StgValue>
</operation>

<operation id="1194" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:361  %p_08_12 = call fastcc i14 @relu(i14 %norm_V_0_12, i11 %relu_shiftx_V145_loa, i11 %relu_shifty_V176_loa, i11 %relu_weights_V207_lo)

]]></Node>
<StgValue><ssdm name="p_08_12"/></StgValue>
</operation>

<operation id="1195" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:387  %p_08_13 = call fastcc i14 @relu(i14 %norm_V_0_13, i11 %relu_shiftx_V146_loa, i11 %relu_shifty_V177_loa, i11 %relu_weights_V208_lo)

]]></Node>
<StgValue><ssdm name="p_08_13"/></StgValue>
</operation>

<operation id="1196" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:413  %p_08_14 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_08_14"/></StgValue>
</operation>

<operation id="1197" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:439  %p_08_15 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_08_15"/></StgValue>
</operation>

<operation id="1198" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:465  %p_08_16 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_08_16"/></StgValue>
</operation>

<operation id="1199" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:491  %p_08_17 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_08_17"/></StgValue>
</operation>

<operation id="1200" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:517  %p_08_18 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_08_18"/></StgValue>
</operation>

<operation id="1201" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:543  %p_08_19 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_08_19"/></StgValue>
</operation>

<operation id="1202" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:569  %p_08_20 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_08_20"/></StgValue>
</operation>

<operation id="1203" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:595  %p_08_21 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_08_21"/></StgValue>
</operation>

<operation id="1204" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:621  %p_08_22 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_08_22"/></StgValue>
</operation>

<operation id="1205" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:647  %p_08_23 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_08_23"/></StgValue>
</operation>

<operation id="1206" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:673  %p_08_24 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_08_24"/></StgValue>
</operation>

<operation id="1207" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:699  %p_08_25 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_08_25"/></StgValue>
</operation>

<operation id="1208" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:725  %p_08_26 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_08_26"/></StgValue>
</operation>

<operation id="1209" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:751  %p_08_27 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_08_27"/></StgValue>
</operation>

<operation id="1210" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:777  %p_08_28 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_08_28"/></StgValue>
</operation>

<operation id="1211" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:803  %p_08_29 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_08_29"/></StgValue>
</operation>

<operation id="1212" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:829  %p_08_30 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_08_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:28  %top_0_V_addr = getelementptr [81 x i14]* %top_0_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_0_V_addr"/></StgValue>
</operation>

<operation id="1214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:43  %top_15_V_addr = getelementptr [81 x i14]* %top_15_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_15_V_addr"/></StgValue>
</operation>

<operation id="1215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:44  %top_16_V_addr = getelementptr [81 x i14]* %top_16_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_16_V_addr"/></StgValue>
</operation>

<operation id="1216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:45  %top_17_V_addr = getelementptr [81 x i14]* %top_17_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_17_V_addr"/></StgValue>
</operation>

<operation id="1217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:46  %top_18_V_addr = getelementptr [81 x i14]* %top_18_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_18_V_addr"/></StgValue>
</operation>

<operation id="1218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:47  %top_19_V_addr = getelementptr [81 x i14]* %top_19_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_19_V_addr"/></StgValue>
</operation>

<operation id="1219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:48  %top_20_V_addr = getelementptr [81 x i14]* %top_20_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_20_V_addr"/></StgValue>
</operation>

<operation id="1220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:49  %top_21_V_addr = getelementptr [81 x i14]* %top_21_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_21_V_addr"/></StgValue>
</operation>

<operation id="1221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:50  %top_22_V_addr = getelementptr [81 x i14]* %top_22_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_22_V_addr"/></StgValue>
</operation>

<operation id="1222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:51  %top_23_V_addr = getelementptr [81 x i14]* %top_23_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_23_V_addr"/></StgValue>
</operation>

<operation id="1223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:52  %top_24_V_addr = getelementptr [81 x i14]* %top_24_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_24_V_addr"/></StgValue>
</operation>

<operation id="1224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:53  %top_25_V_addr = getelementptr [81 x i14]* %top_25_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_25_V_addr"/></StgValue>
</operation>

<operation id="1225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:54  %top_26_V_addr = getelementptr [81 x i14]* %top_26_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_26_V_addr"/></StgValue>
</operation>

<operation id="1226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:55  %top_27_V_addr = getelementptr [81 x i14]* %top_27_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_27_V_addr"/></StgValue>
</operation>

<operation id="1227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:56  %top_28_V_addr = getelementptr [81 x i14]* %top_28_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_28_V_addr"/></StgValue>
</operation>

<operation id="1228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:57  %top_29_V_addr = getelementptr [81 x i14]* %top_29_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_29_V_addr"/></StgValue>
</operation>

<operation id="1229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:58  %top_30_V_addr = getelementptr [81 x i14]* %top_30_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_30_V_addr"/></StgValue>
</operation>

<operation id="1230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:59  %top_31_V_addr = getelementptr [81 x i14]* %top_31_V, i64 0, i64 %zext_ln732_4

]]></Node>
<StgValue><ssdm name="top_31_V_addr"/></StgValue>
</operation>

<operation id="1231" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_begin:67  %top_0_V_load = load i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="1232" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:10  %p_s = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:64  store i14 %select_ln340_293, i14* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1234" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:90  store i14 %select_ln340_294, i14* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1235" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:116  store i14 %select_ln340_295, i14* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1236" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:142  store i14 %select_ln340_296, i14* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1237" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:168  store i14 %select_ln340_297, i14* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1238" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:194  store i14 %select_ln340_298, i14* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1239" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:220  store i14 %select_ln340_299, i14* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:232  %sext_ln703_142 = sext i14 %top_8_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_142"/></StgValue>
</operation>

<operation id="1241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:233  %sext_ln703_143 = sext i14 %p_08_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_143"/></StgValue>
</operation>

<operation id="1242" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:234  %add_ln1192_136 = add nsw i15 %sext_ln703_143, %sext_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="1243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:235  %tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_136, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1244" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:236  %add_ln703_134 = add i14 %top_8_V_load, %p_08_8

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="1245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:237  %tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_134, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1246" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:238  %xor_ln786_8 = xor i1 %tmp_726, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="1247" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:239  %and_ln786_234 = and i1 %tmp_725, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_234"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:240  %xor_ln340_219 = xor i1 %tmp_725, %tmp_726

]]></Node>
<StgValue><ssdm name="xor_ln340_219"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:241  %xor_ln340_8 = xor i1 %tmp_725, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:242  %or_ln340_328 = or i1 %tmp_726, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_328"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:243  %select_ln340_8 = select i1 %xor_ln340_219, i14 8191, i14 %add_ln703_134

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:244  %select_ln388_8 = select i1 %and_ln786_234, i14 -8192, i14 %add_ln703_134

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:245  %select_ln340_300 = select i1 %or_ln340_328, i14 %select_ln340_8, i14 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_300"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:258  %sext_ln703_144 = sext i14 %top_9_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_144"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:259  %sext_ln703_145 = sext i14 %p_08_9 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_145"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:260  %add_ln1192_137 = add nsw i15 %sext_ln703_145, %sext_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:261  %tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_137, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:262  %add_ln703_135 = add i14 %top_9_V_load, %p_08_9

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:263  %tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_135, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:264  %xor_ln786_9 = xor i1 %tmp_728, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:265  %and_ln786_235 = and i1 %tmp_727, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_235"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:266  %xor_ln340_220 = xor i1 %tmp_727, %tmp_728

]]></Node>
<StgValue><ssdm name="xor_ln340_220"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:267  %xor_ln340_9 = xor i1 %tmp_727, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:268  %or_ln340_329 = or i1 %tmp_728, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_329"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:269  %select_ln340_9 = select i1 %xor_ln340_220, i14 8191, i14 %add_ln703_135

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:270  %select_ln388_9 = select i1 %and_ln786_235, i14 -8192, i14 %add_ln703_135

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="1267" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:271  %select_ln340_301 = select i1 %or_ln340_329, i14 %select_ln340_9, i14 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_301"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:284  %sext_ln703_146 = sext i14 %top_10_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_146"/></StgValue>
</operation>

<operation id="1269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:285  %sext_ln703_147 = sext i14 %p_08_s to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_147"/></StgValue>
</operation>

<operation id="1270" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:286  %add_ln1192_138 = add nsw i15 %sext_ln703_147, %sext_ln703_146

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="1271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:287  %tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_138, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1272" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:288  %add_ln703_136 = add i14 %top_10_V_load, %p_08_s

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="1273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:289  %tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_136, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1274" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:290  %xor_ln786_10 = xor i1 %tmp_730, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="1275" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:291  %and_ln786_236 = and i1 %tmp_729, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_236"/></StgValue>
</operation>

<operation id="1276" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:292  %xor_ln340_221 = xor i1 %tmp_729, %tmp_730

]]></Node>
<StgValue><ssdm name="xor_ln340_221"/></StgValue>
</operation>

<operation id="1277" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:293  %xor_ln340_10 = xor i1 %tmp_729, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="1278" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:294  %or_ln340_330 = or i1 %tmp_730, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_330"/></StgValue>
</operation>

<operation id="1279" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:295  %select_ln340_10 = select i1 %xor_ln340_221, i14 8191, i14 %add_ln703_136

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1280" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:296  %select_ln388_10 = select i1 %and_ln786_236, i14 -8192, i14 %add_ln703_136

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="1281" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:297  %select_ln340_302 = select i1 %or_ln340_330, i14 %select_ln340_10, i14 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_302"/></StgValue>
</operation>

<operation id="1282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:310  %sext_ln703_148 = sext i14 %top_11_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_148"/></StgValue>
</operation>

<operation id="1283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:311  %sext_ln703_149 = sext i14 %p_08_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_149"/></StgValue>
</operation>

<operation id="1284" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:312  %add_ln1192_139 = add nsw i15 %sext_ln703_149, %sext_ln703_148

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="1285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:313  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_139, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1286" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:314  %add_ln703_137 = add i14 %top_11_V_load, %p_08_10

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="1287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:315  %tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_137, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="1288" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:316  %xor_ln786_11 = xor i1 %tmp_732, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="1289" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:317  %and_ln786_237 = and i1 %tmp_731, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_237"/></StgValue>
</operation>

<operation id="1290" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:318  %xor_ln340_222 = xor i1 %tmp_731, %tmp_732

]]></Node>
<StgValue><ssdm name="xor_ln340_222"/></StgValue>
</operation>

<operation id="1291" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:319  %xor_ln340_11 = xor i1 %tmp_731, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="1292" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:320  %or_ln340_331 = or i1 %tmp_732, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_331"/></StgValue>
</operation>

<operation id="1293" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:321  %select_ln340_11 = select i1 %xor_ln340_222, i14 8191, i14 %add_ln703_137

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="1294" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:322  %select_ln388_11 = select i1 %and_ln786_237, i14 -8192, i14 %add_ln703_137

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="1295" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:323  %select_ln340_303 = select i1 %or_ln340_331, i14 %select_ln340_11, i14 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_303"/></StgValue>
</operation>

<operation id="1296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:336  %sext_ln703_150 = sext i14 %top_12_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_150"/></StgValue>
</operation>

<operation id="1297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:337  %sext_ln703_151 = sext i14 %p_08_11 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_151"/></StgValue>
</operation>

<operation id="1298" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:338  %add_ln1192_140 = add nsw i15 %sext_ln703_151, %sext_ln703_150

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="1299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:339  %tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_140, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1300" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:340  %add_ln703_138 = add i14 %top_12_V_load, %p_08_11

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="1301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:341  %tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_138, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="1302" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:342  %xor_ln786_12 = xor i1 %tmp_734, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="1303" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:343  %and_ln786_238 = and i1 %tmp_733, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_238"/></StgValue>
</operation>

<operation id="1304" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:344  %xor_ln340_223 = xor i1 %tmp_733, %tmp_734

]]></Node>
<StgValue><ssdm name="xor_ln340_223"/></StgValue>
</operation>

<operation id="1305" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:345  %xor_ln340_12 = xor i1 %tmp_733, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="1306" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:346  %or_ln340_332 = or i1 %tmp_734, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_332"/></StgValue>
</operation>

<operation id="1307" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:347  %select_ln340_12 = select i1 %xor_ln340_223, i14 8191, i14 %add_ln703_138

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="1308" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:348  %select_ln388_12 = select i1 %and_ln786_238, i14 -8192, i14 %add_ln703_138

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="1309" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:349  %select_ln340_304 = select i1 %or_ln340_332, i14 %select_ln340_12, i14 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_304"/></StgValue>
</operation>

<operation id="1310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:362  %sext_ln703_152 = sext i14 %top_13_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_152"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:363  %sext_ln703_153 = sext i14 %p_08_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_153"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:364  %add_ln1192_141 = add nsw i15 %sext_ln703_153, %sext_ln703_152

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:365  %tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_141, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="1314" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:366  %add_ln703_139 = add i14 %top_13_V_load, %p_08_12

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="1315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:367  %tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_139, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1316" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:368  %xor_ln786_13 = xor i1 %tmp_736, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="1317" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:369  %and_ln786_239 = and i1 %tmp_735, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_239"/></StgValue>
</operation>

<operation id="1318" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:370  %xor_ln340_224 = xor i1 %tmp_735, %tmp_736

]]></Node>
<StgValue><ssdm name="xor_ln340_224"/></StgValue>
</operation>

<operation id="1319" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:371  %xor_ln340_13 = xor i1 %tmp_735, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="1320" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:372  %or_ln340_333 = or i1 %tmp_736, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_333"/></StgValue>
</operation>

<operation id="1321" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:373  %select_ln340_13 = select i1 %xor_ln340_224, i14 8191, i14 %add_ln703_139

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="1322" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:374  %select_ln388_13 = select i1 %and_ln786_239, i14 -8192, i14 %add_ln703_139

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="1323" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:375  %select_ln340_305 = select i1 %or_ln340_333, i14 %select_ln340_13, i14 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_305"/></StgValue>
</operation>

<operation id="1324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:388  %sext_ln703_154 = sext i14 %top_14_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_154"/></StgValue>
</operation>

<operation id="1325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:389  %sext_ln703_155 = sext i14 %p_08_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_155"/></StgValue>
</operation>

<operation id="1326" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:390  %add_ln1192_142 = add nsw i15 %sext_ln703_155, %sext_ln703_154

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="1327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:391  %tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_142, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1328" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:392  %add_ln703_140 = add i14 %top_14_V_load, %p_08_13

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="1329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:393  %tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_140, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1330" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:394  %xor_ln786_14 = xor i1 %tmp_738, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="1331" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:395  %and_ln786_240 = and i1 %tmp_737, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_240"/></StgValue>
</operation>

<operation id="1332" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:396  %xor_ln340_225 = xor i1 %tmp_737, %tmp_738

]]></Node>
<StgValue><ssdm name="xor_ln340_225"/></StgValue>
</operation>

<operation id="1333" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:397  %xor_ln340_14 = xor i1 %tmp_737, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="1334" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:398  %or_ln340_334 = or i1 %tmp_738, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_334"/></StgValue>
</operation>

<operation id="1335" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:399  %select_ln340_14 = select i1 %xor_ln340_225, i14 8191, i14 %add_ln703_140

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1336" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:400  %select_ln388_14 = select i1 %and_ln786_240, i14 -8192, i14 %add_ln703_140

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="1337" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:401  %select_ln340_306 = select i1 %or_ln340_334, i14 %select_ln340_14, i14 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_306"/></StgValue>
</operation>

<operation id="1338" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:403  %top_15_V_load = load i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="1339" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:413  %p_08_14 = call fastcc i14 @relu(i14 %norm_V_0_14, i11 %relu_shiftx_V147_loa, i11 %relu_shifty_V178_loa, i11 %relu_weights_V209_lo)

]]></Node>
<StgValue><ssdm name="p_08_14"/></StgValue>
</operation>

<operation id="1340" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:429  %top_16_V_load = load i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_16_V_load"/></StgValue>
</operation>

<operation id="1341" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:439  %p_08_15 = call fastcc i14 @relu(i14 %norm_V_0_15, i11 %relu_shiftx_V148_loa, i11 %relu_shifty_V179_loa, i11 %relu_weights_V210_lo)

]]></Node>
<StgValue><ssdm name="p_08_15"/></StgValue>
</operation>

<operation id="1342" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:455  %top_17_V_load = load i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_17_V_load"/></StgValue>
</operation>

<operation id="1343" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:465  %p_08_16 = call fastcc i14 @relu(i14 %norm_V_0_16, i11 %relu_shiftx_V149_loa, i11 %relu_shifty_V180_loa, i11 %relu_weights_V211_lo)

]]></Node>
<StgValue><ssdm name="p_08_16"/></StgValue>
</operation>

<operation id="1344" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:481  %top_18_V_load = load i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_18_V_load"/></StgValue>
</operation>

<operation id="1345" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:491  %p_08_17 = call fastcc i14 @relu(i14 %norm_V_0_17, i11 %relu_shiftx_V150_loa, i11 %relu_shifty_V181_loa, i11 %relu_weights_V212_lo)

]]></Node>
<StgValue><ssdm name="p_08_17"/></StgValue>
</operation>

<operation id="1346" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:507  %top_19_V_load = load i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_19_V_load"/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:517  %p_08_18 = call fastcc i14 @relu(i14 %norm_V_0_18, i11 %relu_shiftx_V151_loa, i11 %relu_shifty_V182_loa, i11 %relu_weights_V213_lo)

]]></Node>
<StgValue><ssdm name="p_08_18"/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:533  %top_20_V_load = load i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_20_V_load"/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:543  %p_08_19 = call fastcc i14 @relu(i14 %norm_V_0_19, i11 %relu_shiftx_V152_loa, i11 %relu_shifty_V183_loa, i11 %relu_weights_V214_lo)

]]></Node>
<StgValue><ssdm name="p_08_19"/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:559  %top_21_V_load = load i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_21_V_load"/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:569  %p_08_20 = call fastcc i14 @relu(i14 %norm_V_0_20, i11 %relu_shiftx_V153_loa, i11 %relu_shifty_V184_loa, i11 %relu_weights_V215_lo)

]]></Node>
<StgValue><ssdm name="p_08_20"/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:585  %top_22_V_load = load i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_22_V_load"/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:595  %p_08_21 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_08_21"/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:611  %top_23_V_load = load i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_23_V_load"/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:621  %p_08_22 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_08_22"/></StgValue>
</operation>

<operation id="1356" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:637  %top_24_V_load = load i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_24_V_load"/></StgValue>
</operation>

<operation id="1357" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:647  %p_08_23 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_08_23"/></StgValue>
</operation>

<operation id="1358" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:663  %top_25_V_load = load i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_25_V_load"/></StgValue>
</operation>

<operation id="1359" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:673  %p_08_24 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_08_24"/></StgValue>
</operation>

<operation id="1360" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:689  %top_26_V_load = load i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_26_V_load"/></StgValue>
</operation>

<operation id="1361" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:699  %p_08_25 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_08_25"/></StgValue>
</operation>

<operation id="1362" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:715  %top_27_V_load = load i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_27_V_load"/></StgValue>
</operation>

<operation id="1363" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:725  %p_08_26 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_08_26"/></StgValue>
</operation>

<operation id="1364" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:741  %top_28_V_load = load i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_28_V_load"/></StgValue>
</operation>

<operation id="1365" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:751  %p_08_27 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_08_27"/></StgValue>
</operation>

<operation id="1366" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:767  %top_29_V_load = load i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_29_V_load"/></StgValue>
</operation>

<operation id="1367" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:777  %p_08_28 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_08_28"/></StgValue>
</operation>

<operation id="1368" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:793  %top_30_V_load = load i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_30_V_load"/></StgValue>
</operation>

<operation id="1369" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:803  %p_08_29 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_08_29"/></StgValue>
</operation>

<operation id="1370" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:819  %top_31_V_load = load i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_31_V_load"/></StgValue>
</operation>

<operation id="1371" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:829  %p_08_30 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_08_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_24_begin:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24_begin:22  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24_begin:23  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln724"/></StgValue>
</operation>

<operation id="1375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_begin:67  %top_0_V_load = load i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="1376" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:10  %p_s = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1377" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:246  store i14 %select_ln340_300, i14* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1378" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:272  store i14 %select_ln340_301, i14* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1379" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:298  store i14 %select_ln340_302, i14* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1380" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:324  store i14 %select_ln340_303, i14* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1381" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:350  store i14 %select_ln340_304, i14* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1382" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:376  store i14 %select_ln340_305, i14* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1383" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:402  store i14 %select_ln340_306, i14* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1384" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:403  %top_15_V_load = load i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>

<operation id="1385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:414  %sext_ln703_156 = sext i14 %top_15_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_156"/></StgValue>
</operation>

<operation id="1386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:415  %sext_ln703_157 = sext i14 %p_08_14 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_157"/></StgValue>
</operation>

<operation id="1387" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:416  %add_ln1192_143 = add nsw i15 %sext_ln703_157, %sext_ln703_156

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="1388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:417  %tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_143, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="1389" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:418  %add_ln703_141 = add i14 %top_15_V_load, %p_08_14

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="1390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:419  %tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_141, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="1391" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:429  %top_16_V_load = load i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_16_V_load"/></StgValue>
</operation>

<operation id="1392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:440  %sext_ln703_158 = sext i14 %top_16_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_158"/></StgValue>
</operation>

<operation id="1393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:441  %sext_ln703_159 = sext i14 %p_08_15 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_159"/></StgValue>
</operation>

<operation id="1394" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:442  %add_ln1192_144 = add nsw i15 %sext_ln703_159, %sext_ln703_158

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="1395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:443  %tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_144, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1396" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:444  %add_ln703_142 = add i14 %top_16_V_load, %p_08_15

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="1397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:445  %tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_142, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="1398" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:455  %top_17_V_load = load i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_17_V_load"/></StgValue>
</operation>

<operation id="1399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:466  %sext_ln703_160 = sext i14 %top_17_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_160"/></StgValue>
</operation>

<operation id="1400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:467  %sext_ln703_161 = sext i14 %p_08_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_161"/></StgValue>
</operation>

<operation id="1401" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:468  %add_ln1192_145 = add nsw i15 %sext_ln703_161, %sext_ln703_160

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="1402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:469  %tmp_743 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_145, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="1403" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:470  %add_ln703_143 = add i14 %top_17_V_load, %p_08_16

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="1404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:471  %tmp_744 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_143, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="1405" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:481  %top_18_V_load = load i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_18_V_load"/></StgValue>
</operation>

<operation id="1406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:492  %sext_ln703_162 = sext i14 %top_18_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_162"/></StgValue>
</operation>

<operation id="1407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:493  %sext_ln703_163 = sext i14 %p_08_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_163"/></StgValue>
</operation>

<operation id="1408" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:494  %add_ln1192_146 = add nsw i15 %sext_ln703_163, %sext_ln703_162

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="1409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:495  %tmp_745 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_146, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="1410" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:496  %add_ln703_144 = add i14 %top_18_V_load, %p_08_17

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="1411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:497  %tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_144, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="1412" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:507  %top_19_V_load = load i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_19_V_load"/></StgValue>
</operation>

<operation id="1413" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:518  %sext_ln703_164 = sext i14 %top_19_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_164"/></StgValue>
</operation>

<operation id="1414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:519  %sext_ln703_165 = sext i14 %p_08_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_165"/></StgValue>
</operation>

<operation id="1415" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:520  %add_ln1192_147 = add nsw i15 %sext_ln703_165, %sext_ln703_164

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="1416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:521  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_147, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="1417" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:522  %add_ln703_145 = add i14 %top_19_V_load, %p_08_18

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="1418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:523  %tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_145, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="1419" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:533  %top_20_V_load = load i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_20_V_load"/></StgValue>
</operation>

<operation id="1420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:544  %sext_ln703_166 = sext i14 %top_20_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_166"/></StgValue>
</operation>

<operation id="1421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:545  %sext_ln703_167 = sext i14 %p_08_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_167"/></StgValue>
</operation>

<operation id="1422" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:546  %add_ln1192_148 = add nsw i15 %sext_ln703_167, %sext_ln703_166

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="1423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:547  %tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_148, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="1424" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:548  %add_ln703_146 = add i14 %top_20_V_load, %p_08_19

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="1425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:549  %tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_146, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="1426" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:559  %top_21_V_load = load i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_21_V_load"/></StgValue>
</operation>

<operation id="1427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:570  %sext_ln703_168 = sext i14 %top_21_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_168"/></StgValue>
</operation>

<operation id="1428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:571  %sext_ln703_169 = sext i14 %p_08_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_169"/></StgValue>
</operation>

<operation id="1429" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:572  %add_ln1192_149 = add nsw i15 %sext_ln703_169, %sext_ln703_168

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="1430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:573  %tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_149, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="1431" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:574  %add_ln703_147 = add i14 %top_21_V_load, %p_08_20

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="1432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:575  %tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_147, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="1433" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:585  %top_22_V_load = load i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_22_V_load"/></StgValue>
</operation>

<operation id="1434" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:595  %p_08_21 = call fastcc i14 @relu(i14 %norm_V_0_21, i11 %relu_shiftx_V154_loa, i11 %relu_shifty_V185_loa, i11 %relu_weights_V216_lo)

]]></Node>
<StgValue><ssdm name="p_08_21"/></StgValue>
</operation>

<operation id="1435" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:611  %top_23_V_load = load i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_23_V_load"/></StgValue>
</operation>

<operation id="1436" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:621  %p_08_22 = call fastcc i14 @relu(i14 %norm_V_0_22, i11 %relu_shiftx_V155_loa, i11 %relu_shifty_V186_loa, i11 %relu_weights_V217_lo)

]]></Node>
<StgValue><ssdm name="p_08_22"/></StgValue>
</operation>

<operation id="1437" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:637  %top_24_V_load = load i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_24_V_load"/></StgValue>
</operation>

<operation id="1438" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:647  %p_08_23 = call fastcc i14 @relu(i14 %norm_V_0_23, i11 %relu_shiftx_V156_loa, i11 %relu_shifty_V187_loa, i11 %relu_weights_V218_lo)

]]></Node>
<StgValue><ssdm name="p_08_23"/></StgValue>
</operation>

<operation id="1439" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:663  %top_25_V_load = load i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_25_V_load"/></StgValue>
</operation>

<operation id="1440" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:673  %p_08_24 = call fastcc i14 @relu(i14 %norm_V_0_24, i11 %relu_shiftx_V157_loa, i11 %relu_shifty_V188_loa, i11 %relu_weights_V219_lo)

]]></Node>
<StgValue><ssdm name="p_08_24"/></StgValue>
</operation>

<operation id="1441" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:689  %top_26_V_load = load i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_26_V_load"/></StgValue>
</operation>

<operation id="1442" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:699  %p_08_25 = call fastcc i14 @relu(i14 %norm_V_0_25, i11 %relu_shiftx_V158_loa, i11 %relu_shifty_V189_loa, i11 %relu_weights_V220_lo)

]]></Node>
<StgValue><ssdm name="p_08_25"/></StgValue>
</operation>

<operation id="1443" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:715  %top_27_V_load = load i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_27_V_load"/></StgValue>
</operation>

<operation id="1444" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:725  %p_08_26 = call fastcc i14 @relu(i14 %norm_V_0_26, i11 %relu_shiftx_V159_loa, i11 %relu_shifty_V190_loa, i11 %relu_weights_V221_lo)

]]></Node>
<StgValue><ssdm name="p_08_26"/></StgValue>
</operation>

<operation id="1445" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:741  %top_28_V_load = load i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_28_V_load"/></StgValue>
</operation>

<operation id="1446" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:751  %p_08_27 = call fastcc i14 @relu(i14 %norm_V_0_27, i11 %relu_shiftx_V160_loa, i11 %relu_shifty_V191_loa, i11 %relu_weights_V222_lo)

]]></Node>
<StgValue><ssdm name="p_08_27"/></StgValue>
</operation>

<operation id="1447" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:767  %top_29_V_load = load i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_29_V_load"/></StgValue>
</operation>

<operation id="1448" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:777  %p_08_28 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_08_28"/></StgValue>
</operation>

<operation id="1449" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:793  %top_30_V_load = load i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_30_V_load"/></StgValue>
</operation>

<operation id="1450" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:803  %p_08_29 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_08_29"/></StgValue>
</operation>

<operation id="1451" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="14" op_0_bw="7">
<![CDATA[
hls_label_24_end:819  %top_31_V_load = load i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_31_V_load"/></StgValue>
</operation>

<operation id="1452" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:829  %p_08_30 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_08_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1453" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:10  %p_s = call fastcc i14 @relu(i14 %norm_V, i11 %relu_shiftx_V_load, i11 %relu_shifty_V_load, i11 %relu_weights_V_load)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="1454" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:420  %xor_ln786_15 = xor i1 %tmp_740, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="1455" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:421  %and_ln786_241 = and i1 %tmp_739, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_241"/></StgValue>
</operation>

<operation id="1456" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:422  %xor_ln340_226 = xor i1 %tmp_739, %tmp_740

]]></Node>
<StgValue><ssdm name="xor_ln340_226"/></StgValue>
</operation>

<operation id="1457" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:423  %xor_ln340_15 = xor i1 %tmp_739, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="1458" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:424  %or_ln340_335 = or i1 %tmp_740, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_335"/></StgValue>
</operation>

<operation id="1459" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:425  %select_ln340_15 = select i1 %xor_ln340_226, i14 8191, i14 %add_ln703_141

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1460" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:426  %select_ln388_15 = select i1 %and_ln786_241, i14 -8192, i14 %add_ln703_141

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="1461" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:427  %select_ln340_307 = select i1 %or_ln340_335, i14 %select_ln340_15, i14 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_307"/></StgValue>
</operation>

<operation id="1462" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:428  store i14 %select_ln340_307, i14* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1463" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:446  %xor_ln786_16 = xor i1 %tmp_742, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="1464" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:447  %and_ln786_242 = and i1 %tmp_741, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="and_ln786_242"/></StgValue>
</operation>

<operation id="1465" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:448  %xor_ln340_227 = xor i1 %tmp_741, %tmp_742

]]></Node>
<StgValue><ssdm name="xor_ln340_227"/></StgValue>
</operation>

<operation id="1466" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:449  %xor_ln340_16 = xor i1 %tmp_741, true

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="1467" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:450  %or_ln340_336 = or i1 %tmp_742, %xor_ln340_16

]]></Node>
<StgValue><ssdm name="or_ln340_336"/></StgValue>
</operation>

<operation id="1468" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:451  %select_ln340_16 = select i1 %xor_ln340_227, i14 8191, i14 %add_ln703_142

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="1469" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:452  %select_ln388_16 = select i1 %and_ln786_242, i14 -8192, i14 %add_ln703_142

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="1470" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:453  %select_ln340_308 = select i1 %or_ln340_336, i14 %select_ln340_16, i14 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_308"/></StgValue>
</operation>

<operation id="1471" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:454  store i14 %select_ln340_308, i14* %top_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1472" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:472  %xor_ln786_17 = xor i1 %tmp_744, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="1473" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:473  %and_ln786_243 = and i1 %tmp_743, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="and_ln786_243"/></StgValue>
</operation>

<operation id="1474" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:474  %xor_ln340_228 = xor i1 %tmp_743, %tmp_744

]]></Node>
<StgValue><ssdm name="xor_ln340_228"/></StgValue>
</operation>

<operation id="1475" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:475  %xor_ln340_17 = xor i1 %tmp_743, true

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="1476" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:476  %or_ln340_337 = or i1 %tmp_744, %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_337"/></StgValue>
</operation>

<operation id="1477" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:477  %select_ln340_17 = select i1 %xor_ln340_228, i14 8191, i14 %add_ln703_143

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="1478" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:478  %select_ln388_17 = select i1 %and_ln786_243, i14 -8192, i14 %add_ln703_143

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="1479" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:479  %select_ln340_309 = select i1 %or_ln340_337, i14 %select_ln340_17, i14 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_309"/></StgValue>
</operation>

<operation id="1480" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:480  store i14 %select_ln340_309, i14* %top_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1481" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:498  %xor_ln786_18 = xor i1 %tmp_746, true

]]></Node>
<StgValue><ssdm name="xor_ln786_18"/></StgValue>
</operation>

<operation id="1482" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:499  %and_ln786_244 = and i1 %tmp_745, %xor_ln786_18

]]></Node>
<StgValue><ssdm name="and_ln786_244"/></StgValue>
</operation>

<operation id="1483" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:500  %xor_ln340_229 = xor i1 %tmp_745, %tmp_746

]]></Node>
<StgValue><ssdm name="xor_ln340_229"/></StgValue>
</operation>

<operation id="1484" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:501  %xor_ln340_18 = xor i1 %tmp_745, true

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="1485" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:502  %or_ln340_338 = or i1 %tmp_746, %xor_ln340_18

]]></Node>
<StgValue><ssdm name="or_ln340_338"/></StgValue>
</operation>

<operation id="1486" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:503  %select_ln340_18 = select i1 %xor_ln340_229, i14 8191, i14 %add_ln703_144

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="1487" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:504  %select_ln388_18 = select i1 %and_ln786_244, i14 -8192, i14 %add_ln703_144

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="1488" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:505  %select_ln340_310 = select i1 %or_ln340_338, i14 %select_ln340_18, i14 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_310"/></StgValue>
</operation>

<operation id="1489" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:506  store i14 %select_ln340_310, i14* %top_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1490" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:524  %xor_ln786_19 = xor i1 %tmp_748, true

]]></Node>
<StgValue><ssdm name="xor_ln786_19"/></StgValue>
</operation>

<operation id="1491" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:525  %and_ln786_245 = and i1 %tmp_747, %xor_ln786_19

]]></Node>
<StgValue><ssdm name="and_ln786_245"/></StgValue>
</operation>

<operation id="1492" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:526  %xor_ln340_230 = xor i1 %tmp_747, %tmp_748

]]></Node>
<StgValue><ssdm name="xor_ln340_230"/></StgValue>
</operation>

<operation id="1493" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:527  %xor_ln340_19 = xor i1 %tmp_747, true

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="1494" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:528  %or_ln340_339 = or i1 %tmp_748, %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_339"/></StgValue>
</operation>

<operation id="1495" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:529  %select_ln340_19 = select i1 %xor_ln340_230, i14 8191, i14 %add_ln703_145

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="1496" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:530  %select_ln388_19 = select i1 %and_ln786_245, i14 -8192, i14 %add_ln703_145

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="1497" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:531  %select_ln340_311 = select i1 %or_ln340_339, i14 %select_ln340_19, i14 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_311"/></StgValue>
</operation>

<operation id="1498" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:532  store i14 %select_ln340_311, i14* %top_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1499" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:550  %xor_ln786_20 = xor i1 %tmp_750, true

]]></Node>
<StgValue><ssdm name="xor_ln786_20"/></StgValue>
</operation>

<operation id="1500" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:551  %and_ln786_246 = and i1 %tmp_749, %xor_ln786_20

]]></Node>
<StgValue><ssdm name="and_ln786_246"/></StgValue>
</operation>

<operation id="1501" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:552  %xor_ln340_231 = xor i1 %tmp_749, %tmp_750

]]></Node>
<StgValue><ssdm name="xor_ln340_231"/></StgValue>
</operation>

<operation id="1502" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:553  %xor_ln340_20 = xor i1 %tmp_749, true

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="1503" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:554  %or_ln340_340 = or i1 %tmp_750, %xor_ln340_20

]]></Node>
<StgValue><ssdm name="or_ln340_340"/></StgValue>
</operation>

<operation id="1504" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:555  %select_ln340_20 = select i1 %xor_ln340_231, i14 8191, i14 %add_ln703_146

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="1505" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:556  %select_ln388_20 = select i1 %and_ln786_246, i14 -8192, i14 %add_ln703_146

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="1506" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:557  %select_ln340_312 = select i1 %or_ln340_340, i14 %select_ln340_20, i14 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_312"/></StgValue>
</operation>

<operation id="1507" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:558  store i14 %select_ln340_312, i14* %top_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1508" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:576  %xor_ln786_21 = xor i1 %tmp_752, true

]]></Node>
<StgValue><ssdm name="xor_ln786_21"/></StgValue>
</operation>

<operation id="1509" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:577  %and_ln786_247 = and i1 %tmp_751, %xor_ln786_21

]]></Node>
<StgValue><ssdm name="and_ln786_247"/></StgValue>
</operation>

<operation id="1510" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:578  %xor_ln340_232 = xor i1 %tmp_751, %tmp_752

]]></Node>
<StgValue><ssdm name="xor_ln340_232"/></StgValue>
</operation>

<operation id="1511" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:579  %xor_ln340_21 = xor i1 %tmp_751, true

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="1512" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:580  %or_ln340_341 = or i1 %tmp_752, %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_341"/></StgValue>
</operation>

<operation id="1513" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:581  %select_ln340_21 = select i1 %xor_ln340_232, i14 8191, i14 %add_ln703_147

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="1514" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:582  %select_ln388_21 = select i1 %and_ln786_247, i14 -8192, i14 %add_ln703_147

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="1515" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:583  %select_ln340_313 = select i1 %or_ln340_341, i14 %select_ln340_21, i14 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_313"/></StgValue>
</operation>

<operation id="1516" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:584  store i14 %select_ln340_313, i14* %top_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:596  %sext_ln703_170 = sext i14 %top_22_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_170"/></StgValue>
</operation>

<operation id="1518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:597  %sext_ln703_171 = sext i14 %p_08_21 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_171"/></StgValue>
</operation>

<operation id="1519" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:598  %add_ln1192_150 = add nsw i15 %sext_ln703_171, %sext_ln703_170

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="1520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:599  %tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_150, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="1521" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:600  %add_ln703_148 = add i14 %top_22_V_load, %p_08_21

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="1522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:601  %tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_148, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="1523" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:602  %xor_ln786_22 = xor i1 %tmp_754, true

]]></Node>
<StgValue><ssdm name="xor_ln786_22"/></StgValue>
</operation>

<operation id="1524" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:603  %and_ln786_248 = and i1 %tmp_753, %xor_ln786_22

]]></Node>
<StgValue><ssdm name="and_ln786_248"/></StgValue>
</operation>

<operation id="1525" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:604  %xor_ln340_233 = xor i1 %tmp_753, %tmp_754

]]></Node>
<StgValue><ssdm name="xor_ln340_233"/></StgValue>
</operation>

<operation id="1526" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:605  %xor_ln340_22 = xor i1 %tmp_753, true

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="1527" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:606  %or_ln340_342 = or i1 %tmp_754, %xor_ln340_22

]]></Node>
<StgValue><ssdm name="or_ln340_342"/></StgValue>
</operation>

<operation id="1528" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:607  %select_ln340_22 = select i1 %xor_ln340_233, i14 8191, i14 %add_ln703_148

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="1529" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:608  %select_ln388_22 = select i1 %and_ln786_248, i14 -8192, i14 %add_ln703_148

]]></Node>
<StgValue><ssdm name="select_ln388_22"/></StgValue>
</operation>

<operation id="1530" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:609  %select_ln340_314 = select i1 %or_ln340_342, i14 %select_ln340_22, i14 %select_ln388_22

]]></Node>
<StgValue><ssdm name="select_ln340_314"/></StgValue>
</operation>

<operation id="1531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:622  %sext_ln703_172 = sext i14 %top_23_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_172"/></StgValue>
</operation>

<operation id="1532" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:623  %sext_ln703_173 = sext i14 %p_08_22 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_173"/></StgValue>
</operation>

<operation id="1533" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:624  %add_ln1192_151 = add nsw i15 %sext_ln703_173, %sext_ln703_172

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="1534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:625  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_151, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="1535" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:626  %add_ln703_149 = add i14 %top_23_V_load, %p_08_22

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="1536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:627  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_149, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="1537" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:628  %xor_ln786_23 = xor i1 %tmp_756, true

]]></Node>
<StgValue><ssdm name="xor_ln786_23"/></StgValue>
</operation>

<operation id="1538" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:629  %and_ln786_249 = and i1 %tmp_755, %xor_ln786_23

]]></Node>
<StgValue><ssdm name="and_ln786_249"/></StgValue>
</operation>

<operation id="1539" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:630  %xor_ln340_234 = xor i1 %tmp_755, %tmp_756

]]></Node>
<StgValue><ssdm name="xor_ln340_234"/></StgValue>
</operation>

<operation id="1540" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:631  %xor_ln340_23 = xor i1 %tmp_755, true

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="1541" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:632  %or_ln340_343 = or i1 %tmp_756, %xor_ln340_23

]]></Node>
<StgValue><ssdm name="or_ln340_343"/></StgValue>
</operation>

<operation id="1542" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:633  %select_ln340_23 = select i1 %xor_ln340_234, i14 8191, i14 %add_ln703_149

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="1543" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:634  %select_ln388_23 = select i1 %and_ln786_249, i14 -8192, i14 %add_ln703_149

]]></Node>
<StgValue><ssdm name="select_ln388_23"/></StgValue>
</operation>

<operation id="1544" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:635  %select_ln340_315 = select i1 %or_ln340_343, i14 %select_ln340_23, i14 %select_ln388_23

]]></Node>
<StgValue><ssdm name="select_ln340_315"/></StgValue>
</operation>

<operation id="1545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:648  %sext_ln703_174 = sext i14 %top_24_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_174"/></StgValue>
</operation>

<operation id="1546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:649  %sext_ln703_175 = sext i14 %p_08_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_175"/></StgValue>
</operation>

<operation id="1547" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:650  %add_ln1192_152 = add nsw i15 %sext_ln703_175, %sext_ln703_174

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="1548" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:651  %tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_152, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="1549" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:652  %add_ln703_150 = add i14 %top_24_V_load, %p_08_23

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="1550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:653  %tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_150, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="1551" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:654  %xor_ln786_24 = xor i1 %tmp_758, true

]]></Node>
<StgValue><ssdm name="xor_ln786_24"/></StgValue>
</operation>

<operation id="1552" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:655  %and_ln786_250 = and i1 %tmp_757, %xor_ln786_24

]]></Node>
<StgValue><ssdm name="and_ln786_250"/></StgValue>
</operation>

<operation id="1553" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:656  %xor_ln340_235 = xor i1 %tmp_757, %tmp_758

]]></Node>
<StgValue><ssdm name="xor_ln340_235"/></StgValue>
</operation>

<operation id="1554" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:657  %xor_ln340_24 = xor i1 %tmp_757, true

]]></Node>
<StgValue><ssdm name="xor_ln340_24"/></StgValue>
</operation>

<operation id="1555" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:658  %or_ln340_344 = or i1 %tmp_758, %xor_ln340_24

]]></Node>
<StgValue><ssdm name="or_ln340_344"/></StgValue>
</operation>

<operation id="1556" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:659  %select_ln340_24 = select i1 %xor_ln340_235, i14 8191, i14 %add_ln703_150

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="1557" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:660  %select_ln388_24 = select i1 %and_ln786_250, i14 -8192, i14 %add_ln703_150

]]></Node>
<StgValue><ssdm name="select_ln388_24"/></StgValue>
</operation>

<operation id="1558" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:661  %select_ln340_316 = select i1 %or_ln340_344, i14 %select_ln340_24, i14 %select_ln388_24

]]></Node>
<StgValue><ssdm name="select_ln340_316"/></StgValue>
</operation>

<operation id="1559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:674  %sext_ln703_176 = sext i14 %top_25_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_176"/></StgValue>
</operation>

<operation id="1560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:675  %sext_ln703_177 = sext i14 %p_08_24 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_177"/></StgValue>
</operation>

<operation id="1561" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:676  %add_ln1192_153 = add nsw i15 %sext_ln703_177, %sext_ln703_176

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="1562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:677  %tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_153, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="1563" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:678  %add_ln703_151 = add i14 %top_25_V_load, %p_08_24

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="1564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:679  %tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_151, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="1565" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:680  %xor_ln786_25 = xor i1 %tmp_760, true

]]></Node>
<StgValue><ssdm name="xor_ln786_25"/></StgValue>
</operation>

<operation id="1566" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:681  %and_ln786_251 = and i1 %tmp_759, %xor_ln786_25

]]></Node>
<StgValue><ssdm name="and_ln786_251"/></StgValue>
</operation>

<operation id="1567" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:682  %xor_ln340_236 = xor i1 %tmp_759, %tmp_760

]]></Node>
<StgValue><ssdm name="xor_ln340_236"/></StgValue>
</operation>

<operation id="1568" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:683  %xor_ln340_25 = xor i1 %tmp_759, true

]]></Node>
<StgValue><ssdm name="xor_ln340_25"/></StgValue>
</operation>

<operation id="1569" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:684  %or_ln340_345 = or i1 %tmp_760, %xor_ln340_25

]]></Node>
<StgValue><ssdm name="or_ln340_345"/></StgValue>
</operation>

<operation id="1570" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:685  %select_ln340_25 = select i1 %xor_ln340_236, i14 8191, i14 %add_ln703_151

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="1571" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:686  %select_ln388_25 = select i1 %and_ln786_251, i14 -8192, i14 %add_ln703_151

]]></Node>
<StgValue><ssdm name="select_ln388_25"/></StgValue>
</operation>

<operation id="1572" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:687  %select_ln340_317 = select i1 %or_ln340_345, i14 %select_ln340_25, i14 %select_ln388_25

]]></Node>
<StgValue><ssdm name="select_ln340_317"/></StgValue>
</operation>

<operation id="1573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:700  %sext_ln703_178 = sext i14 %top_26_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_178"/></StgValue>
</operation>

<operation id="1574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:701  %sext_ln703_179 = sext i14 %p_08_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_179"/></StgValue>
</operation>

<operation id="1575" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:702  %add_ln1192_154 = add nsw i15 %sext_ln703_179, %sext_ln703_178

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="1576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:703  %tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_154, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1577" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:704  %add_ln703_152 = add i14 %top_26_V_load, %p_08_25

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="1578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:705  %tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_152, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="1579" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:706  %xor_ln786_26 = xor i1 %tmp_762, true

]]></Node>
<StgValue><ssdm name="xor_ln786_26"/></StgValue>
</operation>

<operation id="1580" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:707  %and_ln786_252 = and i1 %tmp_761, %xor_ln786_26

]]></Node>
<StgValue><ssdm name="and_ln786_252"/></StgValue>
</operation>

<operation id="1581" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:708  %xor_ln340_237 = xor i1 %tmp_761, %tmp_762

]]></Node>
<StgValue><ssdm name="xor_ln340_237"/></StgValue>
</operation>

<operation id="1582" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:709  %xor_ln340_26 = xor i1 %tmp_761, true

]]></Node>
<StgValue><ssdm name="xor_ln340_26"/></StgValue>
</operation>

<operation id="1583" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:710  %or_ln340_346 = or i1 %tmp_762, %xor_ln340_26

]]></Node>
<StgValue><ssdm name="or_ln340_346"/></StgValue>
</operation>

<operation id="1584" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:711  %select_ln340_26 = select i1 %xor_ln340_237, i14 8191, i14 %add_ln703_152

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="1585" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:712  %select_ln388_26 = select i1 %and_ln786_252, i14 -8192, i14 %add_ln703_152

]]></Node>
<StgValue><ssdm name="select_ln388_26"/></StgValue>
</operation>

<operation id="1586" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:713  %select_ln340_318 = select i1 %or_ln340_346, i14 %select_ln340_26, i14 %select_ln388_26

]]></Node>
<StgValue><ssdm name="select_ln340_318"/></StgValue>
</operation>

<operation id="1587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:726  %sext_ln703_180 = sext i14 %top_27_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_180"/></StgValue>
</operation>

<operation id="1588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:727  %sext_ln703_181 = sext i14 %p_08_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_181"/></StgValue>
</operation>

<operation id="1589" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:728  %add_ln1192_155 = add nsw i15 %sext_ln703_181, %sext_ln703_180

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="1590" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:729  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_155, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="1591" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:730  %add_ln703_153 = add i14 %top_27_V_load, %p_08_26

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="1592" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:731  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_153, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="1593" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:732  %xor_ln786_27 = xor i1 %tmp_764, true

]]></Node>
<StgValue><ssdm name="xor_ln786_27"/></StgValue>
</operation>

<operation id="1594" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:733  %and_ln786_253 = and i1 %tmp_763, %xor_ln786_27

]]></Node>
<StgValue><ssdm name="and_ln786_253"/></StgValue>
</operation>

<operation id="1595" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:734  %xor_ln340_238 = xor i1 %tmp_763, %tmp_764

]]></Node>
<StgValue><ssdm name="xor_ln340_238"/></StgValue>
</operation>

<operation id="1596" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:735  %xor_ln340_27 = xor i1 %tmp_763, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="1597" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:736  %or_ln340_347 = or i1 %tmp_764, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_347"/></StgValue>
</operation>

<operation id="1598" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:737  %select_ln340_27 = select i1 %xor_ln340_238, i14 8191, i14 %add_ln703_153

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="1599" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:738  %select_ln388_27 = select i1 %and_ln786_253, i14 -8192, i14 %add_ln703_153

]]></Node>
<StgValue><ssdm name="select_ln388_27"/></StgValue>
</operation>

<operation id="1600" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:739  %select_ln340_319 = select i1 %or_ln340_347, i14 %select_ln340_27, i14 %select_ln388_27

]]></Node>
<StgValue><ssdm name="select_ln340_319"/></StgValue>
</operation>

<operation id="1601" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:752  %sext_ln703_182 = sext i14 %top_28_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_182"/></StgValue>
</operation>

<operation id="1602" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:753  %sext_ln703_183 = sext i14 %p_08_27 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_183"/></StgValue>
</operation>

<operation id="1603" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:754  %add_ln1192_156 = add nsw i15 %sext_ln703_183, %sext_ln703_182

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="1604" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:755  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_156, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="1605" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:756  %add_ln703_154 = add i14 %top_28_V_load, %p_08_27

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="1606" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:757  %tmp_766 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_154, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="1607" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:758  %xor_ln786_28 = xor i1 %tmp_766, true

]]></Node>
<StgValue><ssdm name="xor_ln786_28"/></StgValue>
</operation>

<operation id="1608" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:759  %and_ln786_254 = and i1 %tmp_765, %xor_ln786_28

]]></Node>
<StgValue><ssdm name="and_ln786_254"/></StgValue>
</operation>

<operation id="1609" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:760  %xor_ln340_239 = xor i1 %tmp_765, %tmp_766

]]></Node>
<StgValue><ssdm name="xor_ln340_239"/></StgValue>
</operation>

<operation id="1610" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:761  %xor_ln340_28 = xor i1 %tmp_765, true

]]></Node>
<StgValue><ssdm name="xor_ln340_28"/></StgValue>
</operation>

<operation id="1611" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:762  %or_ln340_348 = or i1 %tmp_766, %xor_ln340_28

]]></Node>
<StgValue><ssdm name="or_ln340_348"/></StgValue>
</operation>

<operation id="1612" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:763  %select_ln340_28 = select i1 %xor_ln340_239, i14 8191, i14 %add_ln703_154

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="1613" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:764  %select_ln388_28 = select i1 %and_ln786_254, i14 -8192, i14 %add_ln703_154

]]></Node>
<StgValue><ssdm name="select_ln388_28"/></StgValue>
</operation>

<operation id="1614" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:765  %select_ln340_320 = select i1 %or_ln340_348, i14 %select_ln340_28, i14 %select_ln388_28

]]></Node>
<StgValue><ssdm name="select_ln340_320"/></StgValue>
</operation>

<operation id="1615" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:777  %p_08_28 = call fastcc i14 @relu(i14 %norm_V_0_28, i11 %relu_shiftx_V161_loa, i11 %relu_shifty_V192_loa, i11 %relu_weights_V223_lo)

]]></Node>
<StgValue><ssdm name="p_08_28"/></StgValue>
</operation>

<operation id="1616" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:803  %p_08_29 = call fastcc i14 @relu(i14 %norm_V_0_29, i11 %relu_shiftx_V162_loa, i11 %relu_shifty_V193_loa, i11 %relu_weights_V224_lo)

]]></Node>
<StgValue><ssdm name="p_08_29"/></StgValue>
</operation>

<operation id="1617" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
hls_label_24_end:829  %p_08_30 = call fastcc i14 @relu(i14 %norm_V_0_30, i11 %relu_shiftx_V163_loa, i11 %relu_shifty_V194_loa, i11 %relu_weights_V225_lo)

]]></Node>
<StgValue><ssdm name="p_08_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1618" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:11  %sext_ln703 = sext i14 %top_0_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="1619" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:12  %sext_ln703_127 = sext i14 %p_s to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_127"/></StgValue>
</operation>

<operation id="1620" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:13  %add_ln1192 = add nsw i15 %sext_ln703_127, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1621" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:14  %tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="1622" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:15  %add_ln703 = add i14 %top_0_V_load, %p_s

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1623" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:16  %tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="1624" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:17  %xor_ln786 = xor i1 %tmp_710, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="1625" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:18  %and_ln786 = and i1 %tmp_709, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="1626" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:19  %xor_ln340_211 = xor i1 %tmp_709, %tmp_710

]]></Node>
<StgValue><ssdm name="xor_ln340_211"/></StgValue>
</operation>

<operation id="1627" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:20  %xor_ln340 = xor i1 %tmp_709, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="1628" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:21  %or_ln340 = or i1 %tmp_710, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="1629" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:22  %select_ln340 = select i1 %xor_ln340_211, i14 8191, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="1630" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:23  %select_ln388 = select i1 %and_ln786, i14 -8192, i14 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="1631" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:24  %select_ln340_292 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_292"/></StgValue>
</operation>

<operation id="1632" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:610  store i14 %select_ln340_314, i14* %top_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1633" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:636  store i14 %select_ln340_315, i14* %top_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1634" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:662  store i14 %select_ln340_316, i14* %top_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1635" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:688  store i14 %select_ln340_317, i14* %top_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1636" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:714  store i14 %select_ln340_318, i14* %top_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1637" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:740  store i14 %select_ln340_319, i14* %top_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1638" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:766  store i14 %select_ln340_320, i14* %top_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:778  %sext_ln703_184 = sext i14 %top_29_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_184"/></StgValue>
</operation>

<operation id="1640" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:779  %sext_ln703_185 = sext i14 %p_08_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_185"/></StgValue>
</operation>

<operation id="1641" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:780  %add_ln1192_157 = add nsw i15 %sext_ln703_185, %sext_ln703_184

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="1642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:781  %tmp_767 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_157, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="1643" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:782  %add_ln703_155 = add i14 %top_29_V_load, %p_08_28

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="1644" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:783  %tmp_768 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_155, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="1645" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:784  %xor_ln786_29 = xor i1 %tmp_768, true

]]></Node>
<StgValue><ssdm name="xor_ln786_29"/></StgValue>
</operation>

<operation id="1646" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:785  %and_ln786_255 = and i1 %tmp_767, %xor_ln786_29

]]></Node>
<StgValue><ssdm name="and_ln786_255"/></StgValue>
</operation>

<operation id="1647" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:786  %xor_ln340_240 = xor i1 %tmp_767, %tmp_768

]]></Node>
<StgValue><ssdm name="xor_ln340_240"/></StgValue>
</operation>

<operation id="1648" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:787  %xor_ln340_29 = xor i1 %tmp_767, true

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="1649" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:788  %or_ln340_349 = or i1 %tmp_768, %xor_ln340_29

]]></Node>
<StgValue><ssdm name="or_ln340_349"/></StgValue>
</operation>

<operation id="1650" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:789  %select_ln340_29 = select i1 %xor_ln340_240, i14 8191, i14 %add_ln703_155

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="1651" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:790  %select_ln388_29 = select i1 %and_ln786_255, i14 -8192, i14 %add_ln703_155

]]></Node>
<StgValue><ssdm name="select_ln388_29"/></StgValue>
</operation>

<operation id="1652" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:791  %select_ln340_321 = select i1 %or_ln340_349, i14 %select_ln340_29, i14 %select_ln388_29

]]></Node>
<StgValue><ssdm name="select_ln340_321"/></StgValue>
</operation>

<operation id="1653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:804  %sext_ln703_186 = sext i14 %top_30_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_186"/></StgValue>
</operation>

<operation id="1654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:805  %sext_ln703_187 = sext i14 %p_08_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_187"/></StgValue>
</operation>

<operation id="1655" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:806  %add_ln1192_158 = add nsw i15 %sext_ln703_187, %sext_ln703_186

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="1656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:807  %tmp_769 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_158, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="1657" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:808  %add_ln703_156 = add i14 %top_30_V_load, %p_08_29

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="1658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:809  %tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_156, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="1659" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:810  %xor_ln786_30 = xor i1 %tmp_770, true

]]></Node>
<StgValue><ssdm name="xor_ln786_30"/></StgValue>
</operation>

<operation id="1660" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:811  %and_ln786_256 = and i1 %tmp_769, %xor_ln786_30

]]></Node>
<StgValue><ssdm name="and_ln786_256"/></StgValue>
</operation>

<operation id="1661" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:812  %xor_ln340_241 = xor i1 %tmp_769, %tmp_770

]]></Node>
<StgValue><ssdm name="xor_ln340_241"/></StgValue>
</operation>

<operation id="1662" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:813  %xor_ln340_30 = xor i1 %tmp_769, true

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="1663" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:814  %or_ln340_350 = or i1 %tmp_770, %xor_ln340_30

]]></Node>
<StgValue><ssdm name="or_ln340_350"/></StgValue>
</operation>

<operation id="1664" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:815  %select_ln340_30 = select i1 %xor_ln340_241, i14 8191, i14 %add_ln703_156

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="1665" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:816  %select_ln388_30 = select i1 %and_ln786_256, i14 -8192, i14 %add_ln703_156

]]></Node>
<StgValue><ssdm name="select_ln388_30"/></StgValue>
</operation>

<operation id="1666" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:817  %select_ln340_322 = select i1 %or_ln340_350, i14 %select_ln340_30, i14 %select_ln388_30

]]></Node>
<StgValue><ssdm name="select_ln340_322"/></StgValue>
</operation>

<operation id="1667" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:830  %sext_ln703_188 = sext i14 %top_31_V_load to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_188"/></StgValue>
</operation>

<operation id="1668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="14">
<![CDATA[
hls_label_24_end:831  %sext_ln703_189 = sext i14 %p_08_30 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_189"/></StgValue>
</operation>

<operation id="1669" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_24_end:832  %add_ln1192_159 = add nsw i15 %sext_ln703_189, %sext_ln703_188

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="1670" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_24_end:833  %tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_159, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="1671" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_24_end:834  %add_ln703_157 = add i14 %top_31_V_load, %p_08_30

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="1672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
hls_label_24_end:835  %tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_157, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="1673" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:836  %xor_ln786_31 = xor i1 %tmp_772, true

]]></Node>
<StgValue><ssdm name="xor_ln786_31"/></StgValue>
</operation>

<operation id="1674" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:837  %and_ln786_257 = and i1 %tmp_771, %xor_ln786_31

]]></Node>
<StgValue><ssdm name="and_ln786_257"/></StgValue>
</operation>

<operation id="1675" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:838  %xor_ln340_242 = xor i1 %tmp_771, %tmp_772

]]></Node>
<StgValue><ssdm name="xor_ln340_242"/></StgValue>
</operation>

<operation id="1676" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:839  %xor_ln340_31 = xor i1 %tmp_771, true

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="1677" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_24_end:840  %or_ln340_351 = or i1 %tmp_772, %xor_ln340_31

]]></Node>
<StgValue><ssdm name="or_ln340_351"/></StgValue>
</operation>

<operation id="1678" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:841  %select_ln340_31 = select i1 %xor_ln340_242, i14 8191, i14 %add_ln703_157

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="1679" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:842  %select_ln388_31 = select i1 %and_ln786_257, i14 -8192, i14 %add_ln703_157

]]></Node>
<StgValue><ssdm name="select_ln388_31"/></StgValue>
</operation>

<operation id="1680" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_24_end:843  %select_ln340_323 = select i1 %or_ln340_351, i14 %select_ln340_31, i14 %select_ln388_31

]]></Node>
<StgValue><ssdm name="select_ln340_323"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1681" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:25  store i14 %select_ln340_292, i14* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1682" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:792  store i14 %select_ln340_321, i14* %top_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1683" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:818  store i14 %select_ln340_322, i14* %top_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1684" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="14" op_1_bw="7" op_2_bw="14">
<![CDATA[
hls_label_24_end:844  store i14 %select_ln340_323, i14* %top_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="1685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24_end:845  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln722" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_end:847  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln740"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
