INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_2/lab5_1_2_SR_gated_latch/lab5_1_2_SR_gated_latch.sim/sim_1/synth/timing/xsim/SR_gated_latch_dataflow_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_gated_latch_dataflow
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_gated_latch_dataflow_tb
