read -sv run_verilog_mid/adder_32b_9_82_1b1e903934776ffaaef31507e46bbec7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_82_1b1e903934776ffaaef31507e46bbec7_yosys.v
