{"vcs1":{"timestamp_begin":1727639298.555035564, "rt":1.60, "ut":0.51, "st":0.24}}
{"vcselab":{"timestamp_begin":1727639300.228937779, "rt":1.10, "ut":0.30, "st":0.16}}
{"link":{"timestamp_begin":1727639301.411214579, "rt":0.41, "ut":0.18, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639297.934526702}
{"VCS_COMP_START_TIME": 1727639297.934526702}
{"VCS_COMP_END_TIME": 1727639304.195693714}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_2 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
