
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.1s

#FAULT COVERAGE RESULTS :
#number of test vectors = 155
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

T'11111100000000011100100000000101101110001111001000 0'
T'10111000000011111111100001111111111111111111111111 0'
T'11011011111111111111111010111111111110111111111110 1'
T'11011000000011001111001101110110001111110110010110 1'
T'11011101100010010111110011000001010001001011101001 1'
T'11011100100010111000110001111010111110111010001010 1'
T'00010000000001110011101111001111011100110100000101 1'
T'01101000000010100100101011110101001010101010001110 1'
T'11010000100000000000001000000000000000000000000000 1'
T'11111010000011111111100001111111111111111111111111 0'
T'00010000000001100000110001010101010010100100111110 1'
T'11111111111111111111111111111111111111111111111110 0'
T'11111010110110100000110111011001110010100000101110 1'
T'11110110101011111111111001111111111111111111110110 1'
T'11111000010011111111100001111111111111111111111110 0'
T'11111000001010110100100000111100100011010111000100 0'
T'11110110010010010000111000010110010011101001000110 1'
T'11111011111011111111100111111111111111111111111110 1'
T'11110100111100000011110001101011010001010011011111 1'
T'11000010000000000000000001000000000000000000001001 1'
T'11011101111111111111101111111111111111111111111111 1'
T'11111110011110011100011101111101100101101110011010 1'
T'11110100110111111111100111111111111111111111101110 1'
T'11010000011000001110110011000111101001000000111101 1'
T'11111011100111111111101001111111111111011111111111 1'
T'11110001000100000000000001000000000000000000001000 1'
T'11110000000100000000000001000000000000000000001001 1'
T'11111000001110000000001001000000011001100000001001 1'
T'11110111110111001001000001111110110100011000011111 1'
T'01000111111011001111111101110100010110000100110111 1'
T'11010000000000100010100001100111000111110000101111 1'
T'11111101101111111100111011110111101111101000010010 1'
T'11111111011110011011000101110011101001101110111101 1'
T'11101101111110011011101000010011101110001010000111 1'
T'11101101001010011101000000111111000101000100110001 1'
T'01100000000000001110000001011111111100111111111010 0'
T'11101111110001000011101001001111111100000010011001 1'
T'11100110001001000101111001001111111100001101000100 1'
T'11011011000010001000000011101111111100111110101101 1'
T'11110010110111010101110110101111100110111101110000 1'
T'10111000000010001111110001010110100010110001100011 1'
T'11111100111110111100010101100100000111100000001100 1'
T'11111110111101011110010001001000100100111110111001 1'
T'00011101000100111100011001001111111011101011110111 1'
T'10111000000011101000110010011101110001010100000110 1'
T'00000110011010001011000111101111110111001001111101 1'
T'01000110101111110000110000001111101111001001111011 0'
T'11000000010000000011101000101111111110101110110101 1'
T'11110011000011111011001111001111111111110000010001 1'
T'11111001010001101001010110011111111100010110101011 1'
T'00000110111111101000001010001101111111011010000110 0'
T'10010011011111111011100101011011111100000010010000 0'
T'10100111101111101100110011001111111101001110110100 1'
T'00111000000010110011101101101111011111000101011100 1'
T'11000011010100010011101001101101111011110001101100 1'
T'11110100111111111111100001111110111111111111111110 1'
T'00001000000010101111000111010011001101010111101011 1'
T'00001000000010101111100000100111111110111001001101 1'
T'11010000110001010100000000000001100010110001101000 1'
T'11101100010010111001000001110101111111100101011011 1'
T'11111111111101111111111111111111111111111111111110 1'
T'11110100100110001011110000011000101110011110100110 1'
T'10000000001001011110100000001011000111010101001000 1'
T'11110100011101100011100111001100110100100110010111 1'
T'11011111111111111011000001011110000110111100001000 1'
T'00000111000000000000000000000000000000000000000001 0'
T'11110110111111101011101010011111111100110110111101 1'
T'00000111111110101100000011001100100010110010000111 1'
T'11110111000000011111000001100010000001111011101100 1'
T'10101000000011011100110000010000000001100100000011 1'
T'11110000100011110011010010101011000011001001011100 1'
T'01111000000010000010110101111100111000000110111110 1'
T'11011000000010100111100001110011011110010101010110 0'
T'01111100000001100101100000111010100001011000010000 1'
T'11110100101011011000110111100101011100010110001111 1'
T'11111000000010010011010110111010100110101011001001 0'
T'11110100110001100100100000100011111011011011110100 1'
T'10111000000010111011010101011111111101111000001001 1'
T'10110010010000000111111000100010010100100100100110 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 79
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 71.6s 71.6s
