Model {
  Name			  "ssp_ad_scan"
  Version		  6.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.387"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "user"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Nov 20 12:11:40 2006"
  Creator		  "nort"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "nort"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed May 28 11:04:20 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:387>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.2.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.2.0"
	  StartTime		  "0.0"
	  StopTime		  "10"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.2.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.2.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StrictBusMsg		  "Warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.2.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.2.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "ssp_ad_scan"
    Location		    [4, 82, 946, 706]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [27, 247, 78, 297]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex4"
      part		      "xc4vlx25"
      speed		      "-10"
      package		      "ff668"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "8.2"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 3"
"3 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
"7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\nfprintf('','COMMENT: end icon text');\n"
      sg_blockgui_xml	      "<!--  *  Copyright (c) 2005, Xilinx, Inc.  All "
"Rights Reserved.            --><!--  *  Reproduction or reuse, in any form, w"
"ithout the explicit written  --><!--  *  consent of Xilinx, Inc., is strictly"
" prohibited.                  --><sysgenblock has_userdata=\"true\" tag=\"gen"
"X\" block_type=\"sysgen\" simulinkname=\" System Generator\" >\n <icon width="
"\"51\" bg_color=\"beige\" height=\"50\" caption_format=\"System\\nGenerator\""
" wmark_color=\"red\" />\n <callbacks DeleteFcn=\"xlSysgenGUI('delete', gcs, g"
"cbh);\" OpenFcn=\"xlSysgenGUI('startup',gcs,gcbh)\" ModelCloseFcn=\"xlSysgenG"
"UI('Close',gcs,gcbh)\" PostSaveFcn=\"xlSysgenGUI('Save')\" />\n <libraries>\n"
"  <library name=\"xbsIndex\" />\n  <library name=\"xbsBasic\" />\n  <library "
"name=\"xbsTools\" />\n </libraries>\n <subsystem_model file=\"system_generato"
"r_subsystem.mdl\" />\n <blockgui label=\"Xilinx System Generator\" >\n  <edit"
"box evaluate=\"false\" multi_line=\"true\" name=\"infoedit\" read_only=\"true"
"\" default=\" System Generator\" />\n  <editbox evaluate=\"false\" name=\"xil"
"inxfamily\" default=\"Virtex4\" label=\"Xilinx family\" />\n  <editbox evalua"
"te=\"false\" name=\"part\" default=\"xc4vsx35\" label=\"Part\" />\n  <editbox"
" evaluate=\"false\" name=\"speed\" default=\"-10\" label=\"Speed\" />\n  <edi"
"tbox evaluate=\"false\" name=\"package\" default=\"ff668\" label=\"Package\" "
"/>\n  <listbox evaluate=\"true\" name=\"synthesis_tool\" default=\"XST\" labe"
"l=\"Synthesis tool\" >\n   <item value=\"Spectrum\" />\n   <item value=\"Synp"
"lify\" />\n   <item value=\"Synplify Pro\" />\n   <item value=\"XST\" />\n   "
"<item value=\"Precision\" />\n  </listbox>\n  <editbox evaluate=\"false\" nam"
"e=\"directory\" default=\"./netlist\" label=\"Target directory\" />\n  <check"
"box evaluate=\"true\" name=\"testbench\" default=\"off\" label=\"Testbench\" "
"/>\n  <editbox evaluate=\"true\" name=\"simulink_period\" default=\"1\" label"
"=\"Simulink period\" />\n  <editbox evaluate=\"true\" name=\"sysclk_period\" "
"default=\"10\" label=\"System clock period\" />\n  <checkbox evaluate=\"true"
"\" name=\"incr_netlist\" default=\"off\" label=\"Incremental netlisting\" />"
"\n  <listbox evaluate=\"true\" name=\"trim_vbits\" default=\"Everywhere in Su"
"bSystem\" label=\"Trim valid bits\" >\n   <item value=\"According to Block Ma"
"sks\" />\n   <item value=\"Everywhere in SubSystem\" />\n   <item value=\"No "
"Where in SubSystem\" />\n  </listbox>\n  <listbox evaluate=\"true\" name=\"db"
"l_ovrd\" default=\"According to Block Masks\" label=\"Override with doubles\""
" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhe"
"re in SubSystem\" />\n   <item value=\"No Where in SubSystem\" />\n  </listbo"
"x>\n  <listbox evaluate=\"true\" name=\"core_generation\" default=\"According"
" to Block Masks\" label=\"Generate cores\" >\n   <item value=\"According to B"
"lock Masks\" />\n   <item value=\"Everywhere Available\" />\n   <item value="
"\"Not Needed - Already Generated\" />\n  </listbox>\n  <checkbox evaluate=\"t"
"rue\" name=\"run_coregen\" default=\"off\" label=\"Run CoreGen\" />\n  <check"
"box evaluate=\"true\" name=\"deprecated_control\" default=\"off\" label=\"Sho"
"w deprecated controls\" />\n  <hiddenvar evaluate=\"true\" name=\"eval_field"
"\" default=\"0\" />\n </blockgui>\n</sysgenblock>\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Coadd"
      Ports		      [2, 2]
      Position		      [600, 53, 680, 162]
      BackgroundColor	      "yellow"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Coadd"
	Location		[243, 229, 881, 624]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In32"
	  Position		  [40, 263, 70, 277]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In24"
	  Position		  [45, 113, 75, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [4, 1]
	  Position		  [505, 240, 565, 330]
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output wi"
"ll be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "4"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,162"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,90,4,1,white,blue,0,306bb825"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[21 31 45 59 69 69 65 69 69 56"
" 69 60 45 30 21 34 21 21 25 21 21 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],["
"0 90 90 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('bl"
"ack');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [505, 63, 565, 177]
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output wi"
"ll be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "3"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,162"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,114,3,1,white,blue,0,25d2176d"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 114 114 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 3"
"0 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[33 43 57 71 81 81 77 81 81 "
"68 81 72 57 42 33 46 33 33 37 33 33 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 114 114 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SignedAdd"
	  Ports			  [2, 2]
	  Position		  [355, 65, 415, 125]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/SignedAdd"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SignedAdd1"
	  Ports			  [2, 2]
	  Position		  [355, 170, 415, 230]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/SignedAdd"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SignedAdd2"
	  Ports			  [2, 2]
	  Position		  [355, 270, 415, 330]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/SignedAdd"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "UnConcat24"
	  Ports			  [1, 4]
	  Position		  [105, 59, 165, 181]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "UnConcat24"
	    Location		    [265, 148, 961, 680]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In24"
	      Position		      [25, 78, 55, 92]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADOOR0_53"
	      Ports		      [1, 1]
	      Position		      [125, 410, 160, 440]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "53"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADOOR1_27"
	      Ports		      [1, 1]
	      Position		      [125, 265, 160, 295]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "27"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADOOR2_1"
	      Ports		      [1, 1]
	      Position		      [125, 120, 160, 150]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [6, 1]
	      Position		      [445, 79, 510, 491]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "6"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,162"
	      block_type	      "concat"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "65,412,6,1,white,blue,0,ffa16c13"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 412 412 ],[0.77 0.82 0.91]);\npatch([15 4 19 4 "
"15 32 37 42 60 45 31 21 36 21 31 45 60 42 37 32 15 ],[181 192 207 222 233 233"
" 228 233 233 218 232 222 207 192 182 196 181 181 186 181 181 ],[0.98 0.96 0.9"
"2]);\nplot([0 0 65 65 0 ],[0 412 412 0 0 ]);\nfprintf('','COMMENT: end icon g"
"raphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
"l('input',1,'hi');\ncolor('black');port_label('input',6,'lo');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [180, 462, 215, 488]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,26,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [180, 317, 215, 343]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,26,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [180, 172, 215, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,26,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PAOVF0_53"
	      Ports		      [1, 1]
	      Position		      [125, 365, 160, 395]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "52"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PAOVF1_26"
	      Ports		      [1, 1]
	      Position		      [125, 220, 160, 250]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PAOVF2_0"
	      Ports		      [1, 1]
	      Position		      [125, 70, 160, 100]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sig0_54_77"
	      Ports		      [1, 1]
	      Position		      [125, 459, 160, 491]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "54"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sig1_28_51"
	      Ports		      [1, 1]
	      Position		      [125, 314, 160, 346]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "28"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Sig2_2_25"
	      Ports		      [1, 1]
	      Position		      [125, 170, 160, 200]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out0"
	      Position		      [250, 468, 280, 482]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [250, 323, 280, 337]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [250, 178, 280, 192]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PAOVF"
	      Position		      [590, 278, 620, 292]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Sig0_54_77"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sig1_28_51"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sig2_2_25"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In24"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"PAOVF2_0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Sig0_54_77"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ADOOR0_53"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "PAOVF0_53"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Sig1_28_51"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "ADOOR1_27"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "PAOVF1_26"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Sig2_2_25"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "ADOOR2_1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "PAOVF"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADOOR2_1"
	      SrcPort		      1
	      Points		      [40, 0; 0, -25]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ADOOR1_27"
	      SrcPort		      1
	      Points		      [130, 0; 0, -100]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ADOOR0_53"
	      SrcPort		      1
	      Points		      [150, 0; 0, -175]
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "PAOVF2_0"
	      SrcPort		      1
	      Points		      [240, 0; 0, 235]
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "PAOVF1_26"
	      SrcPort		      1
	      Points		      [210, 0; 0, 155]
	      DstBlock		      "Concat"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "PAOVF0_53"
	      SrcPort		      1
	      Points		      [185, 0; 0, 80]
	      DstBlock		      "Concat"
	      DstPort		      6
	    }
	    Annotation {
	      Name		      "Coadd/UnConcat24"
	      Position		      [77, 33]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	      FontSize		      14
	      FontWeight	      "bold"
	    }
	    Annotation {
	      Name		      "April 30, 2008(a)"
	      Position		      [212, 31]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "UnConcat32"
	  Ports			  [1, 3]
	  Position		  [105, 201, 165, 339]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/UnConcat32"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "on"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out32"
	  Position		  [590, 113, 620, 127]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "OVF"
	  Position		  [590, 278, 620, 292]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "SignedAdd2"
	  SrcPort		  1
	  Points		  [30, 0; 0, -125]
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SignedAdd1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -65]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SignedAdd"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UnConcat24"
	  SrcPort		  3
	  Points		  [85, 0; 0, 150]
	  DstBlock		  "SignedAdd2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UnConcat24"
	  SrcPort		  2
	  Points		  [110, 0; 0, 80]
	  DstBlock		  "SignedAdd1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UnConcat24"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "SignedAdd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  1
	  Points		  [130, 0; 0, -115]
	  DstBlock		  "SignedAdd"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Out32"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  2
	  Points		  [155, 0; 0, -55]
	  DstBlock		  "SignedAdd1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  3
	  DstBlock		  "SignedAdd2"
	  DstPort		  2
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "In32"
	  SrcPort		  1
	  DstBlock		  "UnConcat32"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "In24"
	  SrcPort		  1
	  DstBlock		  "UnConcat24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "OVF"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SignedAdd"
	  SrcPort		  2
	  Points		  [60, 0; 0, 165]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SignedAdd1"
	  SrcPort		  2
	  Points		  [45, 0; 0, 80]
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SignedAdd2"
	  SrcPort		  2
	  DstBlock		  "Concat"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "UnConcat24"
	  SrcPort		  4
	  Points		  [40, 0; 0, 90]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Annotation {
	  Name			  "ssp_ad_scan/Coadd"
	  Position		  [112, 28]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	  FontSize		  14
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "April 30, 2008"
	  Position		  [249, 30]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "CoaddCount"
      Ports		      [8, 8]
      Position		      [725, 158, 825, 367]
      BackgroundColor	      "yellow"
      SourceBlock	      "nort_sysgenlib/CoaddCount"
      SourceType	      "SubSystem"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Concat"
      Ports		      [3, 1]
      Position		      [330, 70, 390, 170]
      SourceBlock	      "xbsIndex_r4/Concat"
      SourceType	      "Xilinx Bus Concatenator Block"
      infoedit		      "Concatenates two or more inputs.  Output will b"
"e cast to an unsigned value with the binary point at zero."
      num_inputs	      "3"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,336,162"
      block_type	      "concat"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,100,3,1,white,blue,0,25d2176d"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 3"
"8 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 4"
"5 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 60 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port"
"_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      Ports		      [0, 1]
      Position		      [1030, 102, 1055, 128]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "0"
      n_bits		      "96"
      bin_pt		      "0"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is"
" deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,414,344"
      block_type	      "constant"
      block_version	      "9.2.01"
      sg_icon_stat	      "25,26,0,1,white,blue,0,c7c04a0c"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29"
" 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 "
"19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: "
"end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [25, 80, 55, 110]
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [25, 130, 55, 160]
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [25, 180, 55, 210]
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      SubSystem
      Name		      "DStat"
      Ports		      [6, 3]
      Position		      [330, 260, 425, 465]
      BackgroundColor	      "yellow"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"DStat"
	Location		[2, 82, 1014, 744]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DSI0"
	  Position		  [45, 308, 75, 322]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DSI1"
	  Position		  [45, 253, 75, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DSI2"
	  Position		  [45, 198, 75, 212]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ChEn"
	  Position		  [45, 143, 75, 157]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Reset"
	  Position		  [325, 253, 355, 267]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EOS"
	  Position		  [385, 283, 415, 297]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DS_Redist"
	  Ports			  [4, 3]
	  Position		  [105, 126, 205, 339]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "DS_Redist"
	    Location		    [22, 82, 688, 695]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ChEn"
	      Position		      [220, 80, 250, 95]
	      Orientation	      "down"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DSI2"
	      Position		      [25, 373, 55, 387]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DSI1"
	      Position		      [25, 263, 55, 277]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DSI0"
	      Position		      [25, 148, 55, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AllTrue"
	      Ports		      [4, 1]
	      Position		      [405, 109, 470, 231]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/AllTrue"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Port {
		PortNumber		1
		Name			"AllReady"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AllTrue1"
	      Ports		      [4, 1]
	      Position		      [405, 249, 470, 371]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/AllTrue"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Port {
		PortNumber		1
		Name			"AllReady2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AllTrue2"
	      Ports		      [4, 1]
	      Position		      [405, 389, 470, 511]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/AllTrue"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Port {
		PortNumber		1
		Name			"AllAck"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSIDec0"
	      Ports		      [1, 3]
	      Position		      [80, 336, 165, 424]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/DSIDec"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSIDec1"
	      Ports		      [1, 3]
	      Position		      [80, 226, 165, 314]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/DSIDec"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSIDec2"
	      Ports		      [1, 3]
	      Position		      [80, 111, 165, 199]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/DSIDec"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AllReady"
	      Position		      [535, 163, 565, 177]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AllReady2"
	      Position		      [535, 303, 565, 317]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AllAck"
	      Position		      [535, 443, 565, 457]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "DSIDec2"
	      SrcPort		      1
	      DstBlock		      "AllTrue"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSIDec1"
	      SrcPort		      1
	      Points		      [160, 0; 0, -85]
	      DstBlock		      "AllTrue"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DSIDec0"
	      SrcPort		      1
	      Points		      [170, 0; 0, -165]
	      DstBlock		      "AllTrue"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DSIDec2"
	      SrcPort		      2
	      Points		      [140, 0; 0, 110]
	      DstBlock		      "AllTrue1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEn"
	      SrcPort		      1
	      Points		      [145, 0; 0, 115]
	      Branch {
		DstBlock		"AllTrue"
		DstPort			4
	      }
	      Branch {
		Points			[0, 140]
		Branch {
		  DstBlock		  "AllTrue1"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 140]
		  DstBlock		  "AllTrue2"
		  DstPort		  4
		}
	      }
	    }
	    Line {
	      SrcBlock		      "DSIDec1"
	      SrcPort		      2
	      Points		      [130, 0; 0, 25]
	      DstBlock		      "AllTrue1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DSIDec0"
	      SrcPort		      2
	      Points		      [185, 0; 0, -55]
	      DstBlock		      "AllTrue1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DSIDec2"
	      SrcPort		      3
	      Points		      [105, 0; 0, 220]
	      DstBlock		      "AllTrue2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSIDec1"
	      SrcPort		      3
	      Points		      [95, 0; 0, 135]
	      DstBlock		      "AllTrue2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DSIDec0"
	      SrcPort		      3
	      Points		      [85, 0; 0, 55]
	      DstBlock		      "AllTrue2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DSI2"
	      SrcPort		      1
	      DstBlock		      "DSIDec0"
	      DstPort		      1
	    }
	    Line {
	      Name		      "AllReady"
	      Labels		      [0, 0]
	      SrcBlock		      "AllTrue"
	      SrcPort		      1
	      DstBlock		      "AllReady"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSI1"
	      SrcPort		      1
	      DstBlock		      "DSIDec1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "AllReady2"
	      Labels		      [0, 0]
	      SrcBlock		      "AllTrue1"
	      SrcPort		      1
	      DstBlock		      "AllReady2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSI0"
	      SrcPort		      1
	      DstBlock		      "DSIDec2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "AllAck"
	      Labels		      [0, 0]
	      SrcBlock		      "AllTrue2"
	      SrcPort		      1
	      DstBlock		      "AllAck"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "DStat/DS_Redist: May 28, 2008"
	      Position		      [134, 31]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	      FontSize		      12
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [800, 127, 860, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [535, 262, 595, 318]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "FIFO_RE"
	  Ports			  [2, 1]
	  Position		  [895, 222, 945, 313]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "FIFO_RE"
	    Location		    [425, 296, 867, 535]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "En"
	      Position		      [25, 88, 55, 102]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Reset"
	      Position		      [25, 153, 55, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [3, 1]
	      Position		      [220, 58, 270, 192]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,162"
	      block_type	      "concat"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "50,134,3,1,white,blue,0,25d2176d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 134 134 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 "
"11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[47 55 67 79 87 87 83 87"
" 87 76 87 79 67 55 47 58 47 47 51 47 47 ],[0.98 0.96 0.92]);\nplot([0 0 50 50"
" 0 ],[0 134 134 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('"
"','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\nc"
"olor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text"
"');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIFOdec"
	      Ports		      [2, 3]
	      Position		      [80, 60, 145, 190]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/FIFOdec"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "RE"
	      Position		      [295, 118, 325, 132]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "FIFOdec"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFOdec"
	      SrcPort		      2
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FIFOdec"
	      SrcPort		      3
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "En"
	      SrcPort		      1
	      DstBlock		      "FIFOdec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "RE"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reset"
	      SrcPort		      1
	      DstBlock		      "FIFOdec"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "FIFO_RE"
	      Position		      [79, 20]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	      FontSize		      14
	      FontWeight	      "bold"
	    }
	    Annotation {
	      Name		      "March 7, 2008"
	      Position		      [163, 19]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "Same functionality as\nFIFOdec, but pac"
"kages\noutput as a vector."
	      Position		      [356, 46]
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [300, 98, 330, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "30,24,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([9 5 11 5 9 15 17"
" 19 26 21 16 12 18 12 16 21 26 19 17 15 9 ],[3 7 13 19 23 23 21 23 23 18 23 1"
"9 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 24 24 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [255, 293, 295, 317]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "40,24,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 "
"51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 5"
"8 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon "
"text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [355, 95, 410, 155]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [3, 1]
	  Position		  [445, 246, 500, 334]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,88,3,1,white,blue,0,bd50cad4"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 88 88 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[22 31 44 57 66 66 62 66 66 54"
" 66 57 44 31 22 34 22 22 26 22 22 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],["
"0 88 88 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','tex"
"mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [320, 290, 375, 350]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [720, 125, 775, 185]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "NOR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,0f2a8a4d"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlinenor\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [355, 160, 410, 220]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [2, 1]
	  Position		  [640, 150, 695, 210]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical9"
	  Ports			  [2, 1]
	  Position		  [440, 110, 495, 170]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "NOR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,0f2a8a4d"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlinenor\\newlinez^{-0}','texmode'"
",'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DV0"
	  Position		  [965, 148, 995, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "PA_Reset"
	  Position		  [715, 373, 745, 387]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "RE"
	  Position		  [970, 263, 1000, 277]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "DS_Redist"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Logical4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "DV0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70; -590, 0]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "FIFO_RE"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FIFO_RE"
	  SrcPort		  1
	  DstBlock		  "RE"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "DSI0"
	  SrcPort		  1
	  DstBlock		  "DS_Redist"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Logical9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical9"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSI1"
	  SrcPort		  1
	  DstBlock		  "DS_Redist"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DSI2"
	  SrcPort		  1
	  DstBlock		  "DS_Redist"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reset"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DS_Redist"
	  SrcPort		  3
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Logical5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Logical5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 90]
	      Branch {
		DstBlock		"PA_Reset"
		DstPort			1
	      }
	      Branch {
		Points			[-310, 0]
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [0, 0]
	      DstBlock		      "FIFO_RE"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "EOS"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "ChEn"
	  SrcPort		  1
	  DstBlock		  "DS_Redist"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DS_Redist"
	  SrcPort		  2
	  Points		  [80, 0; 0, -30]
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  3
	}
	Annotation {
	  Name			  "DStat"
	  Position		  [83, 22]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	  FontSize		  14
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "April 30, 2008"
	  Position		  [185, 25]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	  FontSize		  14
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Decode"
      Ports		      [1, 3]
      Position		      [95, 359, 175, 471]
      BackgroundColor	      "[0.909804, 0.819608, 0.321569]"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Decode"
	Location		[270, 235, 928, 604]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  Position		  [25, 73, 55, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ChEnblSlice"
	  Ports			  [1, 1]
	  Position		  [190, 135, 250, 165]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "3"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,398"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [395, 206, 410, 234]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,414,344"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "15,28,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [290, 247, 325, 283]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,36,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [290, 62, 325, 98]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,36,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [2, 1]
	  Position		  [355, 137, 390, 188]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, ea"
"ch link of which is an SRL16 followed by a flip-flop."
	  en			  "on"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,254"
	  block_type		  "delay"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,51,2,1,white,blue,0,9c7d2b66"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 35 35 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 20"
" 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[12 18 26 34 40 40 37 40 40 32 39"
" 34 26 18 13 20 12 12 15 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 5"
"1 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black"
"');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [515, 220, 570, 280]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,60,2,1,white,blue,0,f4a65842"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 "
"52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
"'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [425, 177, 480, 233]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,192"
	  block_type		  "relational"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "55,56,2,1,white,blue,0,1b68ef8e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ResetSlice"
	  Ports			  [1, 1]
	  Position		  [190, 250, 250, 280]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "on"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,398"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TrigConfigSlice"
	  Ports			  [1, 1]
	  Position		  [190, 65, 250, 95]
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each in"
"put sample and presents it at the output.  The output type is ordinarily unsi"
"gned with binary point at zero, but can be Boolean when the slice is one bit "
"wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "4"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,398"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 3"
"0 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ChEn"
	  Position		  [610, 158, 640, 172]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "SSP_Reset"
	  Position		  [610, 243, 640, 257]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "TrigConfig"
	  Position		  [610, 73, 640, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    DstBlock		    "TrigConfigSlice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      DstBlock		      "ChEnblSlice"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 115]
	      DstBlock		      "ResetSlice"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "ResetSlice"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TrigConfigSlice"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Delay4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "TrigConfig"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ChEnblSlice"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "ChEn"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Relational"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [5, 0; 0, 30]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "SSP_Reset"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Decode"
	  Position		  [55, 28]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	  FontSize		  12
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "0: Reset\n1:2: Trigger source\n3: Trigger R"
"ising\n4: Trigger Auto Enable\n5: Enable Channel 0\n6: Enable Channel 1\n7: E"
"nable Channel 2"
	  Position		  [34, 160]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	}
	Annotation {
	  Name			  "April 17, 2008"
	  Position		  [139, 26]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      Ports		      []
      Position		      [109, 246, 151, 304]
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallba"
"ck(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      NameChangeFcn	      "xlProcBlockCallbacks('namechange',gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmem"
"orylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.xml', @xlProcBlockEnablement,"
" @xlProcBlockAction)"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      MaskType		      "Xilinx EDK Processor Block"
      MaskDescription	      "Xilinx EDK Processor"
      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','EDK_P"
"rocessor');"
      MaskPromptString	      "EDK project|Processor type|Target board|Configu"
"re processor for| |Available memories| |Launch GDB| |Co-simulation mode| | |B"
"us Type|Base Address| |lock| | | | | | | | | | | | | | | | | | "
      MaskStyleString	      "edit,edit,edit,popup(EDK pcore generation|HDL n"
"etlisting),edit,popup(<empty>),edit,checkbox,edit,popup(Single Step|Asynchron"
"ous),edit,edit,popup(PLB|FSL),edit,edit,checkbox,edit,edit,edit,edit,edit,edi"
"t,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,on,off,on,off,on,on,off,on,on,o"
"ff,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "xmp=&1;proc=&2;xbd=&3;mode=&4;MemVisToProc=&5;A"
"vailableMemories=&6;launchGDB_sgadvanced=&7;launchGDB=@8;cosim_mode_sgadvance"
"d=&9;cosim_mode=@10;portInterfaceTable=&11;bus_type_sgadvanced=&12;bus_type=@"
"13;baseaddr=&14;baseaddr_lock_sgadvanced=&15;baseaddr_lock=@16;internalPortLi"
"st=&17;resetPolarity=&18;memxtable=&19;procinfo=&20;fslifaceports=&21;memmapd"
"irty=&22;blockname=&23;triggeringFunction=&24;usermodels=&25;userCosimTrigger"
"s=&26;has_advanced_control=@27;sggui_pos=&28;block_type=&29;block_version=&30"
";sg_icon_stat=&31;sg_mask_display=&32;sg_list_contents=&33;sg_blockgui_xml=&3"
"4;"
      MaskInitialization      "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  xl"
"MungeMaskParams;\n  serialized_declarations = '{}';\n  xledkprocessor_init();"
"\n  ptable_ = xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\ncatch\n  g"
"lobal dbgsysgen;\n  if(~isempty(dbgsysgen) && dbgsysgen)\n    e = regexprep(l"
"asterr, '\\n', '\\nError: ');\n    disp(['Error: While running MaskInit code "
"on block ' tmp_gcb ': ' e]);\n    error(e);\n  end\nend\n"
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 42 42 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 21 24 2"
"7 39 30 21 14 24 14 21 30 39 27 24 21 10 ],[13 20 30 40 47 47 44 47 47 38 47 "
"40 30 20 13 22 13 13 16 13 13 ],[0.98 0.96 0.92]);\nplot([0 0 42 42 0 ],[0 58"
" 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\n\nfprintf('','COMMENT: end icon text');\n"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "|||EDK pcore generation|<qt bgcolor=\"#FFFFFF\""
"><div><img src=\"C:\\Xilinx91i\\dsptools\\9.2.01.1028\\sysgen\\data\\images\\"
"registerplus.gif\"> &lt;&lt;Control&gt;&gt;<br></div><div><img src=\"C:\\Xili"
"nx91i\\dsptools\\9.2.01.1028\\sysgen\\data\\images\\registerminus.gif\"> &lt;"
"&lt;NAvg&gt;&gt;<br> <img src=\"C:\\Xilinx91i\\dsptools\\9.2.01.1028\\sysgen"
"\\data\\images\\parameters.gif\"> Type : UFix_8_0<br></div><div><img src=\"C:"
"\\Xilinx91i\\dsptools\\9.2.01.1028\\sysgen\\data\\images\\registerplus.gif\">"
" &lt;&lt;NetSamples&gt;&gt;<br></div><div><img src=\"C:\\Xilinx91i\\dsptools"
"\\9.2.01.1028\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;TriggerLevel"
"&gt;&gt;<br></div><div><img src=\"C:\\Xilinx91i\\dsptools\\9.2.01.1028\\sysge"
"n\\data\\images\\registerplus.gif\"> &lt;&lt;NCoadd&gt;&gt;<br></div><div><im"
"g src=\"C:\\Xilinx91i\\dsptools\\9.2.01.1028\\sysgen\\data\\images\\fifoplus."
"gif\"> &lt;&lt;SrcSignal&gt;&gt;<br></div></qt>|<empty>||off||Single Step|{'e"
"xposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}||FSL|0x80000000||of"
"f|{}|0|{'mlist'=>['ssp_ad_scan/From Register','ssp_ad_scan/From Register4','s"
"sp_ad_scan/From Register1','ssp_ad_scan/From Register2','ssp_ad_scan/From Reg"
"ister3','ssp_ad_scan/To FIFO2'],'mlname'=>['\\'Control\\'','\\'NAvg\\'','\\'N"
"etSamples\\'','\\'TriggerLevel\\'','\\'NCoadd\\'','\\'SrcSignal\\''],'mlstate"
"'=>[0.00000000000000000,1.0000000000000000,0.00000000000000000,0.000000000000"
"00000,0.00000000000000000,0.00000000000000000]}|{'xmliface'=>'Xilinx//microbl"
"aze//iface.xml'}|[0,0]|off|ssp_ad_scan_EDK_Processor|main|||0|20,20,383,488|e"
"dkprocessor|2.2|42,58,-1,-1,white,blue,0,0|fprintf('','COMMENT: begin icon gr"
"aphics');\npatch([0 42 42 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([10 3 13"
" 3 10 21 24 27 39 30 21 14 24 14 21 30 39 27 24 21 10 ],[13 20 30 40 47 47 44"
" 47 47 38 47 40 30 20 13 22 13 13 16 13 13 ],[0.98 0.96 0.92]);\nplot([0 0 42"
" 42 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf("
"'','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n|{'ta"
"ble'=>{'AvailableMemories'=>'popup(<empty>)','userSelections'=>{'AvailableMem"
"ories'=>'<empty>'}}}|"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      System {
	Name			"EDK Processor"
	Location		[514, 109, 754, 491]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "CmdProc"
	  Ports			  [4, 5]
	  Position		  [245, 224, 335, 316]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "xlCmdProc"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  enable_stdout		  "off"
	  enable_debug		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  suppress_output	  "1"
	  defparams		  "{'gBankTop',27,'gBankBot',20 ,'gAddrTop',19"
",'gAddrBot',0,'gValTop',21,'gValBot',0,'gRegTop',27,'gRegBot',20,'gOpTop',30,"
"'gOpBot',28}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "90,92,4,5,white,blue,0,3b38b94b"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 90 90 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([21 6 27 6 21 45 "
"51 57 82 62 43 29 50 29 43 62 82 57 51 45 21 ],[11 26 47 68 83 83 77 83 83 63"
" 82 68 47 26 12 31 11 11 17 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 90 90 0 ],["
"0 92 92 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('b"
"lack');port_label('input',2,'en');\ncolor('black');port_label('input',3,'din'"
");\ncolor('black');port_label('input',4,'exist');\ncolor('black');port_label("
"'output',1,'mm_addr');\ncolor('black');port_label('output',2,'mm_bank');\ncol"
"or('black');port_label('output',3,'mm_din');\ncolor('black');port_label('outp"
"ut',4,'mm_re');\ncolor('black');port_label('output',5,'mm_we');\ncolor('black"
"');disp('\\bf{xlCmdProc}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	  Port {
	    PortNumber		    1
	    Name		    "mm_addr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "mm_bank"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "mm_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "mm_re"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "mm_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [20, 217, 35, 233]
	  ShowName		  off
	  Value			  "0"
	  VectorParams1D	  on
	  SamplingMode		  "Sample based"
	  OutDataTypeMode	  "Inherit from 'Constant value'"
	  OutDataType		  "sfix(16)"
	  ConRadixGroup		  "Use specified scaling"
	  OutScaling		  "2^0"
	  SampleTime		  "inf"
	  FramePeriod		  "inf"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [130, 317, 145, 333]
	  ShowName		  off
	  Value			  "0"
	  VectorParams1D	  on
	  SamplingMode		  "Sample based"
	  OutDataTypeMode	  "Inherit from 'Constant value'"
	  OutDataType		  "sfix(16)"
	  ConRadixGroup		  "Use specified scaling"
	  OutScaling		  "2^0"
	  SampleTime		  "inf"
	  FramePeriod		  "inf"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [75, 382, 90, 398]
	  ShowName		  off
	  Value			  "0"
	  VectorParams1D	  on
	  SamplingMode		  "Sample based"
	  OutDataTypeMode	  "Inherit from 'Constant value'"
	  OutDataType		  "sfix(16)"
	  ConRadixGroup		  "Use specified scaling"
	  OutScaling		  "2^0"
	  SampleTime		  "inf"
	  FramePeriod		  "inf"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [20, 172, 35, 188]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,85613821"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 "
"13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2"
" 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 16 16 0 0 ]);\nfprintf(''"
",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
"or('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text')"
";\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [20, 122, 35, 138]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 "
"13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2"
" 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 16 16 0 0 ]);\nfprintf(''"
",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
"or('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text')"
";\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [20, 262, 35, 278]
	  ShowName		  off
	  Value			  "0"
	  VectorParams1D	  on
	  SamplingMode		  "Sample based"
	  OutDataTypeMode	  "Inherit from 'Constant value'"
	  OutDataType		  "sfix(16)"
	  ConRadixGroup		  "Use specified scaling"
	  OutScaling		  "2^0"
	  SampleTime		  "inf"
	  FramePeriod		  "inf"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant6"
	  Ports			  [0, 1]
	  Position		  [285, 102, 295, 118]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "10,16,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 10 10 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 3 1 3 6 7 8 "
"11 9 7 5 7 5 7 9 11 8 7 6 3 ],[4 6 8 10 12 12 11 12 12 10 12 10 8 6 4 6 4 4 5"
" 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 10 10 0 ],[0 16 16 0 0 ]);\nfprintf('','"
"COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
"('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
"\n"
	  Port {
	    PortNumber		    1
	    Name		    "rst"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant7"
	  Ports			  [0, 1]
	  Position		  [190, 207, 205, 223]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "on"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "15,16,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 "
"13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2"
" 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 16 16 0 0 ]);\nfprintf(''"
",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
"or('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text')"
";\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'Control'"
	  Ports			  [2, 1]
	  Position		  [695, 247, 755, 303]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'Control'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  "on"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,56c45acc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "Control_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'NAvg'"
	  Ports			  [2, 1]
	  Position		  [695, 332, 755, 388]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'NAvg'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  "on"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,56c45acc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "NAvg_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'NCoadd'"
	  Ports			  [2, 1]
	  Position		  [695, 592, 755, 648]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'NCoadd'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  "on"
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,56c45acc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "NCoadd_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'NetSamples'"
	  Ports			  [2, 1]
	  Position		  [695, 417, 755, 473]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'NetSamples'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  "on"
	  arith_type		  "Unsigned"
	  n_bits		  "12"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,56c45acc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "NetSamples_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'SrcSignal'"
	  Ports			  [1, 3]
	  Position		  [685, 124, 765, 216]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/From FIFO"
	  SourceType		  "Xilinx Shared Memory Based From FIFO Block"
	  infoedit		  "First-in-first-out (FIFO) block that reads "
"FIFO data from shared memory storage."
	  shared_memory_name	  "'SrcSignal'"
	  ownership		  "Owned elsewhere"
	  depth			  "512"
	  percent_nbits		  "9"
	  has_arst		  "off"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  mem_type		  "Block RAM"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromfifo"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "80,92,1,3,white,blue,0,6a9babce"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 80 80 0 ],[0 0 92 92 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 "
"45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[15 28 47 66 79 79 73 79 79 61"
" 78 66 47 28 16 33 15 15 21 15 15 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],["
"0 92 92 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'re');\ncolor('bl"
"ack');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'%"
"full');\ncolor('black');port_label('output',3,'empty');\nfprintf('','COMMENT:"
" end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "SrcSignal_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "SrcSignal_percentfull"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "SrcSignal_empty"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "EDK Processor_'TriggerLevel'"
	  Ports			  [2, 1]
	  Position		  [695, 507, 755, 563]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'TriggerLevel'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,56c45acc"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "TriggerLevel_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [130, 262, 145, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement)"
" operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "15,16,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 "
"13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2"
" 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 16 16 0 0 ]);\nfprintf(''"
",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
"or('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [185, 367, 215, 398]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,087b5522"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 "
"19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 22 1"
"6 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 31 31 0 0 ])"
";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon"
" text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MuxDem MemMap"
	  Ports			  [15, 13]
	  Position		  [365, 144, 655, 536]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "ssp_ad_scan_EDK_Processor_MemMap"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  enable_stdout		  "off"
	  enable_debug		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  suppress_output	  "1"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "290,392,15,13,white,blue,0,28860519"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 290 290 0 ],[0 0 392 392 ],[0.77 0.82 0.91]);\npatch([68 20 88 20 "
"68 145 166 187 269 204 142 97 165 97 142 204 269 187 166 145 68 ],[82 130 198"
" 266 314 314 293 314 314 249 311 266 198 130 85 147 82 82 103 82 82 ],[0.98 0"
".96 0.92]);\nplot([0 0 290 290 0 ],[0 392 392 0 0 ]);\nfprintf('','COMMENT: e"
"nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
"port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncol"
"or('black');port_label('input',3,'mm_addr');\ncolor('black');port_label('inpu"
"t',4,'mm_bank');\ncolor('black');port_label('input',5,'mm_din');\ncolor('blac"
"k');port_label('input',6,'mm_re');\ncolor('black');port_label('input',7,'mm_w"
"e');\ncolor('black');port_label('input',8,'SrcSignal_percentfull');\ncolor('b"
"lack');port_label('input',9,'SrcSignal_empty');\ncolor('black');port_label('i"
"nput',10,'Control_dout');\ncolor('black');port_label('input',11,'NAvg_dout');"
"\ncolor('black');port_label('input',12,'NetSamples_dout');\ncolor('black');po"
"rt_label('input',13,'TriggerLevel_dout');\ncolor('black');port_label('input',"
"14,'NCoadd_dout');\ncolor('black');port_label('input',15,'SrcSignal_dout');\n"
"color('black');port_label('output',1,'bus_we');\ncolor('black');port_label('o"
"utput',2,'bus_din');\ncolor('black');port_label('output',3,'SrcSignal_re');\n"
"color('black');port_label('output',4,'Control_din');\ncolor('black');port_lab"
"el('output',5,'NAvg_din');\ncolor('black');port_label('output',6,'NetSamples_"
"din');\ncolor('black');port_label('output',7,'TriggerLevel_din');\ncolor('bla"
"ck');port_label('output',8,'NCoadd_din');\ncolor('black');port_label('output'"
",9,'Control_we');\ncolor('black');port_label('output',10,'NAvg_we');\ncolor('"
"black');port_label('output',11,'NetSamples_we');\ncolor('black');port_label('"
"output',12,'TriggerLevel_we');\ncolor('black');port_label('output',13,'NCoadd"
"_we');\ncolor('black');disp('\\bf{ssp\\_ad\\_scan\\_EDK\\_Processor\\_MemMap}"
"','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "bus_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "bus_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "SrcSignal_re"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "Control_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "NAvg_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "NetSamples_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "TriggerLevel_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "NCoadd_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "Control_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    10
	    Name		    "NAvg_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    11
	    Name		    "NetSamples_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    12
	    Name		    "TriggerLevel_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    13
	    Name		    "NCoadd_we"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fsl2sg_fsl_m_full"
	  Ports			  [1, 1]
	  Position		  [70, 262, 95, 278]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,4bb76ffd"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texm"
"ode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
" end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fsl2sg_fsl_s_control"
	  Ports			  [1, 1]
	  Position		  [70, 217, 95, 233]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,4bb76ffd"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texm"
"ode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
" end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fsl2sg_fsl_s_data"
	  Ports			  [1, 1]
	  Position		  [185, 317, 210, 333]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,4bb76ffd"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texm"
"ode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
" end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "fsl2sg_fsl_s_exists"
	  Ports			  [1, 1]
	  Position		  [125, 382, 150, 398]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,4bb76ffd"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texm"
"ode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT:"
" end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg2fsl_fsl_m_control"
	  Ports			  [1, 1]
	  Position		  [70, 122, 95, 138]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,f0cec300"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg2fsl_fsl_m_data"
	  Ports			  [1, 1]
	  Position		  [715, 77, 740, 93]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,f0cec300"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg2fsl_fsl_m_write"
	  Ports			  [1, 1]
	  Position		  [715, 32, 740, 48]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,f0cec300"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg2fsl_fsl_s_read"
	  Ports			  [1, 1]
	  Position		  [70, 172, 95, 188]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "25,16,1,1,white,yellow,0,f0cec300"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 25 25 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\npatch([9 6 10 6 9 13 14"
" 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13"
" 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 16 16 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label"
"('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT"
": end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator"
	  Position		  [135, 221, 145, 229]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator1"
	  Position		  [135, 176, 145, 184]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator2"
	  Position		  [135, 126, 145, 134]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator3"
	  Position		  [800, 36, 810, 44]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "terminator4"
	  Position		  [800, 81, 810, 89]
	  ShowName		  off
	}
	Line {
	  Name			  "en"
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Labels		    [0, 0]
	    Points		    [40, 0; 0, -10]
	    DstBlock		    "CmdProc"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [10, 0; 0, 105]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [75, 0; 0, -80]
	    DstBlock		    "MuxDem MemMap"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "mm_we"
	  Labels		  [0, 0]
	  SrcBlock		  "CmdProc"
	  SrcPort		  5
	  Points		  [10, 0]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  7
	}
	Line {
	  Name			  "mm_re"
	  Labels		  [0, 0]
	  SrcBlock		  "CmdProc"
	  SrcPort		  4
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  6
	}
	Line {
	  Name			  "mm_din"
	  Labels		  [0, 0]
	  SrcBlock		  "CmdProc"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  5
	}
	Line {
	  Name			  "mm_bank"
	  Labels		  [0, 0]
	  SrcBlock		  "CmdProc"
	  SrcPort		  2
	  Points		  [10, 0]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  4
	}
	Line {
	  Name			  "mm_addr"
	  Labels		  [0, 0]
	  SrcBlock		  "CmdProc"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "CmdProc"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "fsl2sg_fsl_s_data"
	  SrcPort		  1
	  Points		  [5, 0; 0, -40]
	  DstBlock		  "CmdProc"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "CmdProc"
	  DstPort		  1
	}
	Line {
	  Name			  "rst"
	  Labels		  [0, 0]
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fsl2sg_fsl_s_exists"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fsl2sg_fsl_m_full"
	  SrcPort		  1
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "fsl2sg_fsl_m_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sg2fsl_fsl_m_data"
	  SrcPort		  1
	  DstBlock		  "terminator4"
	  DstPort		  1
	}
	Line {
	  Name			  "bus_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  2
	  Points		  [5, 0; 0, -105]
	  DstBlock		  "sg2fsl_fsl_m_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sg2fsl_fsl_m_write"
	  SrcPort		  1
	  DstBlock		  "terminator3"
	  DstPort		  1
	}
	Line {
	  Name			  "bus_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  1
	  Points		  [20, 0; 0, -120]
	  DstBlock		  "sg2fsl_fsl_m_write"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sg2fsl_fsl_m_control"
	  SrcPort		  1
	  DstBlock		  "terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "sg2fsl_fsl_m_control"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sg2fsl_fsl_s_read"
	  SrcPort		  1
	  DstBlock		  "terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "sg2fsl_fsl_s_read"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "fsl2sg_fsl_s_exists"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "fsl2sg_fsl_s_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fsl2sg_fsl_s_control"
	  SrcPort		  1
	  DstBlock		  "terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "fsl2sg_fsl_s_control"
	  DstPort		  1
	}
	Line {
	  Name			  "SrcSignal_empty"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'SrcSignal'"
	  SrcPort		  3
	  Points		  [5, 0; 0, -80; -430, 0; 0, 245]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  9
	}
	Line {
	  Name			  "SrcSignal_percentfull"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'SrcSignal'"
	  SrcPort		  2
	  Points		  [5, 0; 0, -50; -430, 0; 0, 220]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  8
	}
	Line {
	  Name			  "SrcSignal_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'SrcSignal'"
	  SrcPort		  1
	  Points		  [0, -20; -425, 0; 0, 395]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  15
	}
	Line {
	  Name			  "SrcSignal_re"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  3
	  Points		  [10, 0]
	  DstBlock		  "EDK Processor_'SrcSignal'"
	  DstPort		  1
	}
	Line {
	  Name			  "NCoadd_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'NCoadd'"
	  SrcPort		  1
	  Points		  [0, -50; -415, 0; 0, -80]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  14
	}
	Line {
	  Name			  "NCoadd_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  13
	  Points		  [15, 0; 0, 115]
	  DstBlock		  "EDK Processor_'NCoadd'"
	  DstPort		  2
	}
	Line {
	  Name			  "NCoadd_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  8
	  Points		  [15, 0; 0, 235]
	  DstBlock		  "EDK Processor_'NCoadd'"
	  DstPort		  1
	}
	Line {
	  Name			  "TriggerLevel_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'TriggerLevel'"
	  SrcPort		  1
	  Points		  [0, 35; -415, 0; 0, -105]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  13
	}
	Line {
	  Name			  "TriggerLevel_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  12
	  Points		  [15, 0; 0, 60]
	  DstBlock		  "EDK Processor_'TriggerLevel'"
	  DstPort		  2
	}
	Line {
	  Name			  "TriggerLevel_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  7
	  Points		  [15, 0; 0, 180]
	  DstBlock		  "EDK Processor_'TriggerLevel'"
	  DstPort		  1
	}
	Line {
	  Name			  "NetSamples_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'NetSamples'"
	  SrcPort		  1
	  Points		  [0, 55; -95, 0; 0, 45; -320, 0; 0, -105]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  12
	}
	Line {
	  Name			  "NetSamples_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  11
	  DstBlock		  "EDK Processor_'NetSamples'"
	  DstPort		  2
	}
	Line {
	  Name			  "NetSamples_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  6
	  Points		  [15, 0; 0, 120]
	  DstBlock		  "EDK Processor_'NetSamples'"
	  DstPort		  1
	}
	Line {
	  Name			  "NAvg_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'NAvg'"
	  SrcPort		  1
	  Points		  [0, 50; -95, 0; 0, 135; -320, 0; 0, -130]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  11
	}
	Line {
	  Name			  "NAvg_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  10
	  Points		  [15, 0; 0, -55]
	  DstBlock		  "EDK Processor_'NAvg'"
	  DstPort		  2
	}
	Line {
	  Name			  "NAvg_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  5
	  Points		  [15, 0; 0, 65]
	  DstBlock		  "EDK Processor_'NAvg'"
	  DstPort		  1
	}
	Line {
	  Name			  "Control_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "EDK Processor_'Control'"
	  SrcPort		  1
	  Points		  [0, -50; -95, 0; 0, -85; -320, 0; 0, 250]
	  DstBlock		  "MuxDem MemMap"
	  DstPort		  10
	}
	Line {
	  Name			  "Control_we"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  9
	  Points		  [15, 0; 0, -110]
	  DstBlock		  "EDK Processor_'Control'"
	  DstPort		  2
	}
	Line {
	  Name			  "Control_din"
	  Labels		  [0, 0]
	  SrcBlock		  "MuxDem MemMap"
	  SrcPort		  4
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "EDK Processor_'Control'"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO0"
      Ports		      [4, 4]
      Position		      [920, 68, 1000, 182]
      SourceBlock	      "xbsIndex_r4/FIFO"
      SourceType	      "Xilinx FIFO Block Block"
      depth		      "4K"
      percent_nbits	      "1"
      rst		      on
      en		      off
      use_dcount	      off
      use_almost_empty	      off
      almost_empty_thresh     "2"
      use_almost_full	      off
      almost_full_thresh      "14"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,418"
      block_type	      "fifo"
      block_version	      "9.2.01"
      sg_icon_stat	      "80,114,4,4,white,blue,0,41453322"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 80 80 0 ],[0 0 114 114 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 45"
" 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[26 39 58 77 90 90 84 90 90 72 8"
"9 77 58 39 27 44 26 26 32 26 26 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 "
"114 114 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('b"
"lack');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re')"
";\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('ou"
"tput',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('blac"
"k');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'fu"
"ll');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO1"
      Ports		      [4, 4]
      Position		      [920, 208, 1000, 322]
      SourceBlock	      "xbsIndex_r4/FIFO"
      SourceType	      "Xilinx FIFO Block Block"
      depth		      "4K"
      percent_nbits	      "1"
      rst		      on
      en		      off
      use_dcount	      off
      use_almost_empty	      off
      almost_empty_thresh     "2"
      use_almost_full	      off
      almost_full_thresh      "14"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,418"
      block_type	      "fifo"
      block_version	      "9.2.01"
      sg_icon_stat	      "80,114,4,4,white,blue,0,41453322"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 80 80 0 ],[0 0 114 114 ],[0.77 0.82 0.91]);\npatch([18 5 24 5 18 39 45"
" 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[26 39 58 77 90 90 84 90 90 72 8"
"9 77 58 39 27 44 26 26 32 26 26 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 "
"114 114 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('b"
"lack');port_label('input',2,'we');\ncolor('black');port_label('input',3,'re')"
";\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('ou"
"tput',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('blac"
"k');port_label('output',3,'%full');\ncolor('black');port_label('output',4,'fu"
"ll');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      From
      Name		      "From"
      Position		      [510, 527, 590, 543]
      BackgroundColor	      "yellow"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "SSP_Reset"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register"
      Ports		      [0, 1]
      Position		      [15, 404, 75, 426]
      ShowName		      off
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'Control'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,234"
      block_type	      "fromreg"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,22,0,1,white,blue,0,137b37a7"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register1"
      Ports		      [0, 1]
      Position		      [350, 198, 400, 222]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'NetSamples'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "12"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "50,24,0,1,white,blue,0,137b37a7"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register2"
      Ports		      [0, 1]
      Position		      [425, 679, 510, 701]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'TriggerLevel'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,237"
      block_type	      "fromreg"
      block_version	      "9.1.01"
      sg_icon_stat	      "85,22,0,1,white,blue,0,137b37a7"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register3"
      Ports		      [0, 1]
      Position		      [620, 190, 680, 210]
      ShowName		      off
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'NCoadd'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "14"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,234"
      block_type	      "fromreg"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,0,1,white,blue,0,137b37a7"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register4"
      Ports		      [0, 1]
      Position		      [430, 620, 490, 640]
      ShowName		      off
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'NAvg'"
      init		      "0"
      period		      "1"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,234"
      block_type	      "fromreg"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,0,1,white,blue,0,137b37a7"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      Position		      [105, 687, 185, 703]
      BackgroundColor	      "yellow"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "SSP_Reset"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      Position		      [110, 632, 190, 648]
      BackgroundColor	      "yellow"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "TrigConfig"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [940, 617, 1020, 633]
      BackgroundColor	      "yellow"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "TrigConfig"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [940, 587, 1020, 603]
      BackgroundColor	      "yellow"
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ChEn"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [205, 392, 275, 408]
      BackgroundColor	      "yellow"
      ShowName		      off
      GotoTag		      "SSP_Reset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [205, 442, 275, 458]
      BackgroundColor	      "yellow"
      ShowName		      off
      GotoTag		      "TrigConfig"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      Position		      [205, 357, 275, 373]
      BackgroundColor	      "yellow"
      ShowName		      off
      GotoTag		      "ChEn"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux1"
      Ports		      [3, 1]
      Position		      [1075, 28, 1120, 132]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "mux"
      block_version	      "9.2.01"
      sg_icon_stat	      "45,104,3,1,white,blue,3,613f58e1"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 "
"70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45"
" 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "NAvg"
      Ports		      [1, 1]
      Position		      [550, 620, 610, 640]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,336,384"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PAOutBusDe1"
      Ports		      [1, 2]
      Position		      [175, 123, 250, 167]
      BackgroundColor	      "yellow"
      ShowName		      off
      SourceBlock	      "nort_sysgenlib/PAOutBusDe"
      SourceType	      "SubSystem"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "PAOutBusDe2"
      Ports		      [1, 2]
      Position		      [175, 173, 250, 217]
      BackgroundColor	      "yellow"
      ShowName		      off
      SourceBlock	      "nort_sysgenlib/PAOutBusDe"
      SourceType	      "SubSystem"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "PAOutBusDe3"
      Ports		      [1, 2]
      Position		      [175, 73, 250, 117]
      BackgroundColor	      "yellow"
      ShowName		      off
      SourceBlock	      "nort_sysgenlib/PAOutBusDe"
      SourceType	      "SubSystem"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "PA_0_Out"
      Ports		      [1, 1]
      Position		      [80, 85, 145, 105]
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "29"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "Data Rate"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "9.1.01"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PA_1_Out"
      Ports		      [1, 1]
      Position		      [80, 135, 145, 155]
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "29"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "Data Rate"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "9.1.01"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PA_2_Out"
      Ports		      [1, 1]
      Position		      [80, 185, 145, 205]
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "29"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "Data Rate"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "9.1.01"
      sg_icon_stat	      "65,20,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PA_RE"
      Ports		      [1, 1]
      Position		      [490, 425, 550, 445]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PA_Reset"
      Ports		      [1, 1]
      Position		      [490, 385, 550, 405]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [2, 1]
      Position		      [500, 106, 560, 164]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,192"
      block_type	      "register"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,58,2,1,white,blue,0,cc3303a0"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_"
"label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bl"
"ack');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "SSP_Reset	"
      Ports		      [1, 1]
      Position		      [220, 685, 280, 705]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,336,384"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "SampleCount"
      Ports		      [3, 6]
      Position		      [510, 212, 600, 363]
      BackgroundColor	      "[0.909804, 0.819608, 0.321569]"
      SourceBlock	      "nort_sysgenlib/SampleCount1"
      SourceType	      "SubSystem"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Port {
	PortNumber		5
	Name			"EOS"
	PropagatedSignals	"EOS"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ShiftOut"
      Ports		      [14, 5]
      Position		      [1065, 235, 1150, 685]
      BackgroundColor	      "yellow"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"ShiftOut"
	Location		[98, 82, 963, 707]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "full"
	  Position		  [400, 518, 430, 532]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SigIn"
	  Position		  [400, 248, 430, 262]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "empty"
	  Position		  [350, 493, 380, 507]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "NSkP"
	  Position		  [25, 298, 55, 312]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "NSkL"
	  Position		  [25, 328, 55, 342]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "NC"
	  Position		  [25, 258, 55, 272]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "OVF"
	  Position		  [25, 563, 55, 577]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ScanNum"
	  Position		  [25, 398, 55, 412]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EOS"
	  Position		  [375, 338, 405, 352]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Reset"
	  Position		  [345, 368, 375, 382]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "NS"
	  Position		  [25, 123, 55, 137]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ChEn"
	  Position		  [25, 163, 55, 177]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "TrigConfig"
	  Position		  [25, 523, 55, 537]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "NA"
	  Position		  [25, 218, 55, 232]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BitBasher"
	  Ports			  [1, 1]
	  Position		  [645, 137, 695, 173]
	  SourceBlock		  "xbsIndex_r4/BitBasher"
	  SourceType		  "Xilinx BitBasher Block"
	  infoedit		  "Allows\n     extraction, concatenation and"
" augmentation of bits"
	  bitexpr		  "<html><head><meta name=\"qrichtext\" conten"
"t=\"1\" /></head><body style=\"font-size:8pt;font-family:MS Shell Dlg\">\n<p>"
"BE={LE[7:0],LE[15:8],LE[23:16],LE[31:24]}</p>\n</body></html>\n"
	  display_expr		  off
	  sr_1			  "1"
	  arith_type1		  "Unsigned"
	  bin_pt1		  "0"
	  sr_2			  "2"
	  arith_type2		  "Unsigned"
	  bin_pt2		  "0"
	  sr_3			  "3"
	  arith_type3		  "Unsigned"
	  bin_pt3		  "0"
	  sr_4			  "4"
	  arith_type4		  "Unsigned"
	  bin_pt4		  "0"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "50,50,356,265"
	  block_type		  "bitbasher"
	  block_version		  "8.2"
	  sg_icon_stat		  "50,36,1,1,white,blue,0,db1ed8cf"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([17 7 21 7 17 33 "
"37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'LE');\ncolor('black');"
"port_label('output',1,'BE');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [150, 13, 210, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output wi"
"ll be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,84,2,1,white,blue,0,59d62d82"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');"
"port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [150, 108, 210, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output wi"
"ll be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,84,2,1,white,blue,0,59d62d82"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');"
"port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [150, 203, 210, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output wi"
"ll be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,84,2,1,white,blue,0,59d62d82"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 "
"34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 "
"54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 6"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');"
"port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [490, 167, 510, 193]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,414,344"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "20,26,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [85, 115, 130, 145]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,470,336"
	  block_type		  "convert"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [85, 210, 130, 240]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,470,336"
	  block_type		  "convert"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [85, 250, 130, 280]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,470,336"
	  block_type		  "convert"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "EndOfSeqStatus"
	  Ports			  [4, 1]
	  Position		  [85, 471, 160, 629]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "EndOfSeqStatus"
	    Location		    [20, 183, 944, 584]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ChEn"
	      Position		      [25, 83, 55, 97]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "TrigConfig"
	      Position		      [25, 53, 55, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OVF"
	      Position		      [25, 138, 55, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "OVFEn"
	      Position		      [415, 288, 445, 302]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ADOOR_6_8"
	      Ports		      [1, 1]
	      Position		      [100, 130, 160, 160]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "3"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "6"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CAOVF_0_2"
	      Ports		      [1, 1]
	      Position		      [100, 270, 160, 300]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "3"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [3, 1]
	      Position		      [400, 133, 460, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,162"
	      block_type	      "concat"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,134,3,1,white,blue,0,25d2176d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 134 134 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 "
"14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[43 53 67 81 91 91 87 91"
" 91 78 91 82 67 52 43 56 43 43 47 43 43 ],[0.98 0.96 0.92]);\nplot([0 0 60 60"
" 0 ],[0 134 134 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('"
"','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\nc"
"olor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text"
"');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat5"
	      Ports		      [3, 1]
	      Position		      [580, 48, 640, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "3"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,162"
	      block_type	      "concat"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,84,3,1,white,blue,0,25d2176d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 "
"60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [670, 75, 715, 105]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [310, 170, 365, 230]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,60,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 "
"60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [310, 240, 365, 300]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,60,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 "
"60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [310, 100, 365, 160]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,60,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 "
"60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PAOVF_3_5"
	      Ports		      [1, 1]
	      Position		      [100, 200, 160, 230]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "3"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 "
"22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [2, 1]
	      Position		      [485, 187, 545, 243]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,cc3303a0"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 "
"56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\nc"
"olor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end "
"icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "EOSeq"
	      Position		      [740, 83, 770, 97]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Concat5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Concat5"
	      SrcPort		      1
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEn"
	      SrcPort		      1
	      Points		      [220, 0]
	      Branch {
		Points			[0, 25]
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Concat5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "TrigConfig"
	      SrcPort		      1
	      DstBlock		      "Concat5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "EOSeq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "OVFEn"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Register1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "OVF"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"ADOOR_6_8"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "CAOVF_0_2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "PAOVF_3_5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Concat4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ADOOR_6_8"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PAOVF_3_5"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0; 0, 25]
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CAOVF_0_2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "EndOfSeqStatus"
	      Position		      [87, 24]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	      FontSize		      14
	      FontWeight	      "bold"
	    }
	    Annotation {
	      Name		      "April 30, 2008"
	      Position		      [218, 22]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "0-2: CAOVF\n3-5: PAOVF\n6-8: ADOOR\n9-1"
"1: ChEn\n12-13: TrigSrc\n14: TrigRising\n15: AutoEnable"
	      Position		      [628, 239]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [11, 1]
	  Position		  [560, 12, 610, 298]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "10"
	  en			  off
	  latency		  "0"
	  precision		  "User Defined"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,306"
	  block_type		  "mux"
	  block_version		  "8.2"
	  sg_icon_stat		  "50,286,11,1,white,blue,3,8ae3a116"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3"
" 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70"
" 67 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 4"
"5 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphi"
"cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
"put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
"rt_label('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor("
"'black');port_label('input',5,'d3');\ncolor('black');port_label('input',6,'d4"
"');\ncolor('black');port_label('input',7,'d5');\ncolor('black');port_label('i"
"nput',8,'d6');\ncolor('black');port_label('input',9,'d7');\ncolor('black');po"
"rt_label('input',10,'d8');\ncolor('black');port_label('input',11,'d9');\ncolo"
"r('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text"
"');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "NCh"
	  Ports			  [1, 1]
	  Position		  [85, 148, 130, 192]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "NCh"
	    Location		    [304, 403, 931, 703]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ChEn"
	      Position		      [25, 93, 55, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [3, 1]
	      Position		      [245, 71, 305, 129]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      on
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,306"
	      block_type	      "addsub"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,58,3,1,white,blue,0,0e004c5d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 "
"58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('input',3,'cin');\nc"
"olor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChEnDec"
	      Ports		      [1, 3]
	      Position		      [105, 71, 165, 129]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "nort_sysgenlib/ChEnDec"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [190, 70, 225, 90]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [190, 90, 225, 110]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [190, 110, 225, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "NCh"
	      Position		      [340, 93, 370, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "NCh"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEn"
	      SrcPort		      1
	      DstBlock		      "ChEnDec"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEnDec"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEnDec"
	      SrcPort		      2
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ChEnDec"
	      SrcPort		      3
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      3
	    }
	    Annotation {
	      Name		      "NCh: Calculates NChannels from enable i"
"nputs"
	      Position		      [195, 21]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	      FontSize		      14
	      FontWeight	      "bold"
	    }
	    Annotation {
	      Name		      "March 7, 2009"
	      Position		      [192, 45]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "NSkips"
	  Ports			  [3, 1]
	  Position		  [125, 295, 210, 365]
	  BackgroundColor	  "yellow"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "NSkips"
	    Location		    [103, 322, 950, 652]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "NSkP"
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "NSkL"
	      Position		      [25, 83, 55, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 118, 55, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [145, 28, 205, 112]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,84,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54"
" 41 54 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 "
"60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [80, 35, 125, 65]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [80, 75, 125, 105]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [265, 57, 325, 113]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,cc3303a0"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 "
"56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\nc"
"olor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end "
"icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "NSkips"
	      Position		      [410, 78, 440, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "NSkP"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "NSkL"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "NSkips"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [190, 0]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "NSkip Consolidation"
	      Position		      [247, 12]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "April 16, 2008"
	      Position		      [360, 12]
	      BackgroundColor	      "cyan"
	      DropShadow	      on
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "NWhdr"
	  Ports			  [0, 1]
	  Position		  [90, 62, 130, 88]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "6"
	  n_bits		  "16"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,414,344"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "40,26,0,1,white,blue,0,d6e935c5"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'6');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [125, 392, 185, 448]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,192"
	  block_type		  "register"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,cc3303a0"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor"
"('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon"
" text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHSTATE"
	  Ports			  [5, 4]
	  Position		  [445, 463, 510, 587]
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation "
"model into a System Generator design.<P><P>You must supply a Black Box with c"
"ertain information about the HDL component you would like to bring into Syste"
"m Generator. This information is provided through a Matlab function.<P><P>Whe"
"n \"Simulation mode\" is set to \"Inactive\", you will typically want to prov"
"ide a separate simulation model by using a Simulation Multiplexer.<P>When \"S"
"imulation mode\" is set to \"External co-simulator\", you must include a Mode"
"lSim block in the design."
	  init_code		  "SHSTATE_config"
	  sim_method		  "Inactive"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,388"
	  block_type		  "blackbox2"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "65,124,5,4,white,blue,0,d57fb917"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 5"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'S');\ncolor('black');p"
"ort_label('input',2,'empty');\ncolor('black');port_label('input',3,'full');\n"
"color('black');port_label('input',4,'CE');\ncolor('black');port_label('input'"
",5,'RESET');\ncolor('black');port_label('output',1,'Scan');\ncolor('black');p"
"ort_label('output',2,'MUXsel');\ncolor('black');port_label('output',3,'REQ');"
"\ncolor('black');port_label('output',4,'WEQ');\nfprintf('','COMMENT: end icon"
" text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "StateRSE"
	  Ports			  [3, 4]
	  Position		  [430, 325, 515, 420]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/StateRSE"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UnConcat32"
	  Ports			  [1, 3]
	  Position		  [450, 217, 510, 293]
	  BackgroundColor	  "yellow"
	  SourceBlock		  "nort_sysgenlib/UnConcat32"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  on
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Version"
	  Ports			  [0, 1]
	  Position		  [90, 22, 130, 48]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "16"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,414,344"
	  block_type		  "constant"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "40,26,0,1,white,blue,0,c7c04a0c"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Data"
	  Position		  [720, 148, 750, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "WE2"
	  Position		  [620, 563, 650, 577]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ResetOut"
	  Position		  [455, 613, 485, 627]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Rdy"
	  Position		  [620, 378, 650, 392]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "RE1"
	  Position		  [620, 533, 650, 547]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "BitBasher"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BitBasher"
	  SrcPort		  1
	  DstBlock		  "Data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reset"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 200]
	    Branch {
	      Points		      [0, 45]
	      DstBlock		      "ResetOut"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "SHSTATE"
	      DstPort		      5
	    }
	  }
	  Branch {
	    DstBlock		    "StateRSE"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Version"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "NWhdr"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "NS"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ChEn"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "NCh"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    Points		    [0, 295]
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "EndOfSeqStatus"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [250, 0; 0, 85]
	      DstBlock		      "SHSTATE"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "NCh"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -70]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "NA"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "NC"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [25, 0; 0, -140]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "NSkips"
	  SrcPort		  1
	  Points		  [40, 0; 0, -200]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "NSkP"
	  SrcPort		  1
	  DstBlock		  "NSkips"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "NSkL"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "NSkips"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ScanNum"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [85, 0; 0, -265]
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "OVF"
	  SrcPort		  1
	  DstBlock		  "EndOfSeqStatus"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "TrigConfig"
	  SrcPort		  1
	  DstBlock		  "EndOfSeqStatus"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "EndOfSeqStatus"
	  SrcPort		  1
	  Points		  [130, 0; 0, -345]
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "UnConcat32"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "SigIn"
	  SrcPort		  1
	  DstBlock		  "UnConcat32"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "StateRSE"
	  SrcPort		  4
	  Points		  [5, 0; 0, 30; -95, 0]
	  DstBlock		  "SHSTATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EOS"
	  SrcPort		  1
	  DstBlock		  "StateRSE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "empty"
	  SrcPort		  1
	  DstBlock		  "SHSTATE"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "full"
	  SrcPort		  1
	  DstBlock		  "SHSTATE"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "StateRSE"
	  SrcPort		  2
	  Points		  [35, 0; 0, 290; -485, 0]
	  DstBlock		  "EndOfSeqStatus"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "StateRSE"
	  SrcPort		  1
	  Points		  [5, 0; 0, -25; -210, 0; 0, 70; -205, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "NSkips"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "SHSTATE"
	  SrcPort		  4
	  DstBlock		  "WE2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHSTATE"
	  SrcPort		  3
	  DstBlock		  "RE1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHSTATE"
	  SrcPort		  2
	  Points		  [25, 0; 0, -480]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHSTATE"
	  SrcPort		  1
	  Points		  [0, -30; -100, 0]
	  DstBlock		  "StateRSE"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "StateRSE"
	  SrcPort		  3
	  DstBlock		  "Rdy"
	  DstPort		  1
	}
	Annotation {
	  Name			  "ShiftOut: April 30, 2008"
	  Position		  [331, 22]
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  UseDisplayTextAsClickCallback	off
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      Position		      [640, 620, 660, 640]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      Position		      [310, 685, 330, 705]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator4"
      Position		      [640, 680, 660, 700]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator5"
      Position		      [310, 630, 330, 650]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator6"
      Position		      [565, 425, 585, 445]
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator7"
      Position		      [565, 385, 585, 405]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "To FIFO2"
      Ports		      [3, 2]
      Position		      [1200, 264, 1275, 456]
      ShowName		      off
      AttributesFormatString  "To FIFO\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/To FIFO"
      SourceType	      "Xilinx Shared Memory Based To FIFO Block"
      infoedit		      "First-in-first-out (FIFO) block that writes FIF"
"O data to shared memory storage."
      shared_memory_name      "'SrcSignal'"
      ownership		      "Locally owned"
      depth		      "512"
      percent_nbits	      "1"
      has_arst		      on
      explicit_data_type      on
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,304"
      block_type	      "tofifo"
      block_version	      "8.2"
      sg_icon_stat	      "75,192,3,2,white,blue,0,663fda68"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 75 75 0 ],[0 0 192 192 ],[0.77 0.82 0.91]);\npatch([17 5 23 5 17 37 42"
" 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[67 79 97 115 127 127 122 127 12"
"7 110 126 114 97 80 68 84 67 67 72 67 67 ],[0.98 0.96 0.92]);\nplot([0 0 75 7"
"5 0 ],[0 192 192 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf("
"'','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'data_in"
"');\ncolor('black');port_label('input',2,'we');\ncolor('black');port_label('i"
"nput',3,'rst');\ncolor('black');port_label('output',1,'%full');\ncolor('black"
"');port_label('output',2,'full');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "TrigConfig"
      Ports		      [1, 1]
      Position		      [220, 630, 280, 650]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "TriggerLevel"
      Ports		      [1, 1]
      Position		      [550, 680, 610, 700]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "9.2.01"
      sg_icon_stat	      "60,20,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 29 30"
" 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "From Register1"
      SrcPort		      1
      Points		      [40, 0; 0, 30]
      DstBlock		      "SampleCount"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register"
      SrcPort		      1
      DstBlock		      "Decode"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register4"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"NAvg"
	DstPort			1
      }
      Branch {
	Points			[0, 25]
	DstBlock		"ShiftOut"
	DstPort			14
      }
    }
    Line {
      SrcBlock		      "NAvg"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "PA_0_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register2"
      SrcPort		      1
      DstBlock		      "TriggerLevel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TriggerLevel"
      SrcPort		      1
      DstBlock		      "Terminator4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TrigConfig"
      SrcPort		      1
      DstBlock		      "Terminator5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "PA_1_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      DstBlock		      "PA_2_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Decode"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Goto2"
	DstPort			1
      }
      Branch {
	DstBlock		"DStat"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "DStat"
      SrcPort		      1
      Points		      [50, 0; 0, -5]
      Branch {
	Points			[0, -140]
	DstBlock		"Register"
	DstPort			2
      }
      Branch {
	DstBlock		"SampleCount"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Concat"
      SrcPort		      1
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Coadd"
      SrcPort		      1
      Points		      [215, 0]
      Branch {
	DstBlock		"FIFO0"
	DstPort			1
      }
      Branch {
	Points			[0, 140]
	DstBlock		"FIFO1"
	DstPort			1
      }
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Register"
      SrcPort		      1
      DstBlock		      "Coadd"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Decode"
      SrcPort		      3
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FIFO0"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [10, 0; 0, -65; -555, 0; 0, 65]
      DstBlock		      "Coadd"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PA_1_Out"
      SrcPort		      1
      DstBlock		      "PAOutBusDe1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PA_2_Out"
      SrcPort		      1
      DstBlock		      "PAOutBusDe2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PAOutBusDe1"
      SrcPort		      1
      Points		      [60, 0]
      DstBlock		      "Concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "PAOutBusDe2"
      SrcPort		      1
      Points		      [60, 0]
      DstBlock		      "Concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "PAOutBusDe1"
      SrcPort		      2
      Points		      [20, 0; 0, 155]
      DstBlock		      "DStat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "PAOutBusDe2"
      SrcPort		      2
      Points		      [5, 0; 0, 140]
      DstBlock		      "DStat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "PA_RE"
      SrcPort		      1
      DstBlock		      "Terminator6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DStat"
      SrcPort		      3
      DstBlock		      "PA_RE"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PA_Reset"
      SrcPort		      1
      DstBlock		      "Terminator7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DStat"
      SrcPort		      2
      Points		      [25, 0]
      Branch {
	Points			[0, 30]
	DstBlock		"PA_Reset"
	DstPort			1
      }
      Branch {
	Points			[0, -25]
	DstBlock		"SampleCount"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Decode"
      SrcPort		      2
      Points		      [10, 0]
      Branch {
	DstBlock		"Goto"
	DstPort			1
      }
      Branch {
	DstBlock		"DStat"
	DstPort			5
      }
    }
    Line {
      Name		      "EOS"
      Labels		      [1, 0]
      SrcBlock		      "SampleCount"
      SrcPort		      5
      Points		      [25, 0]
      Branch {
	Points			[0, 180]
	Branch {
	  Labels		  [-1, 1]
	  DstBlock		  "ShiftOut"
	  DstPort		  9
	}
	Branch {
	  Points		  [-315, 0]
	  DstBlock		  "DStat"
	  DstPort		  6
	}
      }
      Branch {
	DstBlock		"CoaddCount"
	DstPort			7
      }
    }
    Line {
      SrcBlock		      "FIFO1"
      SrcPort		      2
      Points		      [15, 0; 0, 75]
      DstBlock		      "ShiftOut"
      DstPort		      3
    }
    Line {
      SrcBlock		      "SampleCount"
      SrcPort		      3
      DstBlock		      "CoaddCount"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From Register3"
      SrcPort		      1
      DstBlock		      "CoaddCount"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      1
      Points		      [15, 0; 0, -130]
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SampleCount"
      SrcPort		      2
      DstBlock		      "CoaddCount"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      2
      Points		      [30, 0; 0, -90]
      DstBlock		      "FIFO0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      4
      DstBlock		      "FIFO1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FIFO1"
      SrcPort		      1
      Points		      [30, 0; 0, 75]
      DstBlock		      "ShiftOut"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ShiftOut"
      SrcPort		      2
      Points		      [20, 0; 0, -10]
      DstBlock		      "To FIFO2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ShiftOut"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "To FIFO2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "To FIFO2"
      SrcPort		      2
      Points		      [15, 0; 0, -200; -245, 0]
      DstBlock		      "ShiftOut"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      5
      Points		      [40, 0; 0, 80]
      DstBlock		      "ShiftOut"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      6
      Points		      [30, 0; 0, 85]
      DstBlock		      "ShiftOut"
      DstPort		      5
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      7
      Points		      [20, 0; 0, 90]
      DstBlock		      "ShiftOut"
      DstPort		      6
    }
    Line {
      SrcBlock		      "SampleCount"
      SrcPort		      4
      Points		      [45, 0; 0, 175]
      DstBlock		      "ShiftOut"
      DstPort		      8
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      8
      Points		      [10, 0; 0, 95]
      DstBlock		      "ShiftOut"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Coadd"
      SrcPort		      2
      Points		      [15, 0; 0, 40]
      DstBlock		      "CoaddCount"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SampleCount"
      SrcPort		      6
      Points		      [5, 0; 0, 215]
      DstBlock		      "ShiftOut"
      DstPort		      11
    }
    Line {
      SrcBlock		      "ShiftOut"
      SrcPort		      5
      Points		      [15, 0; 0, 65; -270, 0; 0, -425]
      DstBlock		      "FIFO1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "SampleCount"
      SrcPort		      1
      DstBlock		      "CoaddCount"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CoaddCount"
      SrcPort		      3
      Points		      [40, 0; 0, -85]
      DstBlock		      "FIFO0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "ShiftOut"
      SrcPort		      3
      Points		      [25, 0; 0, -35]
      DstBlock		      "To FIFO2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "PAOutBusDe3"
      SrcPort		      2
      Points		      [35, 0; 0, 170]
      DstBlock		      "DStat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PA_0_Out"
      SrcPort		      1
      DstBlock		      "PAOutBusDe3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "PAOutBusDe3"
      SrcPort		      1
      DstBlock		      "Concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ShiftOut"
      SrcPort		      4
      Points		      [30, 0; 0, 180; -475, 0]
      DstBlock		      "CoaddCount"
      DstPort		      8
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	Points			[0, -235]
	DstBlock		"CoaddCount"
	DstPort			6
      }
      Branch {
	Points			[195, 0]
	Branch {
	  DstBlock		  "ShiftOut"
	  DstPort		  10
	}
	Branch {
	  Points		  [0, -225]
	  Branch {
	    DstBlock		    "FIFO1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "FIFO0"
	    DstPort		    4
	  }
	}
      }
    }
    Line {
      SrcBlock		      "SSP_Reset	"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "SSP_Reset	"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "TrigConfig"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "ShiftOut"
      DstPort		      13
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "ShiftOut"
      DstPort		      12
    }
    Annotation {
      Name		      "May 9, 2008"
      Position		      [300, 29]
      BackgroundColor	      "cyan"
      DropShadow	      on
      UseDisplayTextAsClickCallback off
    }
    Annotation {
      Name		      "ssp_ad_scan v3_00b"
      Position		      [113, 28]
      BackgroundColor	      "cyan"
      DropShadow	      on
      UseDisplayTextAsClickCallback off
      FontSize		      18
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    R'L   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   \""
"X/0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@"
"   !S:&%R960       !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7"
"VEC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0   "
"      0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     "
"0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (  "
"   0         %    \"     $    \"     0         .    0     8    (    !        "
"  %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2  "
"   8    (    !          %    \"     $    8     0         0    &    $5X<&]R=\""
"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @    !          4    (     0    (   "
" !          X    X    !@    @    $          4    (     0    <    !         ! "
"    '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0 "
"        0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !   "
"  0    $         $  ! #$    .    ,     8    (    !          %    \"     $    "
"#     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !< "
"   !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"   "
"  0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO"
"8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0"
"  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !   "
"  '    1&5F875L=  .    ^#@   8    (     @         %    \"     $    !     0   "
"      %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #H&   !@    @    \"    "
"      4    (     0    $    !          4 !  >     0   , #  !I;F9O961I=        "
"                     !X:6QI;GAF86UI;'D                       !P87)T          "
"                        !S<&5E9                                 !P86-K86=E   "
"                           !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S"
":7-?=&]O;                     !D:7)E8W1O<GD                           !T97-T8"
"F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7"
"-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !"
"T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D            "
"  !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX              "
"     !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                "
"        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD               "
"           !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,             "
"              !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N     "
"                 !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87"
"D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]"
"X;6P                   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?"
";&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V9"
"5]H:65R87)C:'D                .    2     8    (    !          %    \"     $  "
"  1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@   "
" @    $          4    (     0    <    !         !     '    5FER=&5X-  .    . "
"    8    (    !          %    \"     $    (     0         0    \"    'AC-'9L>"
"#(U#@   #     &    \"     0         !0    @    !     P    $         $  # \"TQ"
",  .    .     8    (    !          %    \"     $    %     0         0    !0  "
" &9F-C8X    #@   #     &    \"     0         !0    @               $         "
"$          .    ,     8    (    !          %    \"     $    #     0         0"
"  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !   "
"  )    +B]N971L:7-T          X    P    !@    @    $          4    (          "
"     !         !          #@   #     &    \"     0         !0    @    !     P"
"    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \" "
"    0         0  ( ,3    X    P    !@    @    $          4    (              "
" !         !          #@   #     &    \"     0         !0    @               "
"$         $          .    ,     8    (    !          %    \"                0"
"         0          X    P    !@    @    $          4    (               !   "
"      !          #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"                0         0          X    P    !@    @    $       "
"   4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0        "
" !0    @               $         $          .    ,     8    (    !          %"
"    \"     $    !     0         0  $ ,     X    P    !@    @    $          4 "
"   (     0    $    !         !   0 P    #@   $     &    \"     0         !0  "
"  @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    "
"\"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P"
"    !@    @    $          4    (     0    ,    !         !   P X+C( #@   %   "
"  &    \"     0         !0    @    !    '0    $         $    !T    U,2PU,\"PM"
",2PM,2QR960L8F5I9V4L,\"PP-S<S-     X   #  0  !@    @    $          4    (    "
" 0   (X!   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G"
"<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S @,\" U,\" U,\"!=+%LP+CDS(# N.3(@"
",\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#"
"(U(#,V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<"
"@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @,\" U,2 U,"
"2 P(%TL6S @-3 @-3 @,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%"
"P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B"
"@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH   X    P    !@    @    $          "
"4    (               !         !          #@   / +   &    \"     0         !0"
"    @    !    NPL   $         $    +L+   \\(2TM(\" J(\"!#;W!Y<FEG:'0@*&,I(#(P"
",#4L(%AI;&EN>\"P@26YC+B @06QL(%)I9VAT<R!297-E<G9E9\"X@(\" @(\" @(\" @(\" M+3X"
"\\(2TM(\" J(\"!297!R;V1U8W1I;VX@;W(@<F5U<V4L(&EN(&%N>2!F;W)M+\"!W:71H;W5T('1H"
"92!E>'!L:6-I=\"!W<FET=&5N(\" M+3X\\(2TM(\" J(\"!C;VYS96YT(&]F(%AI;&EN>\"P@26Y"
"C+BP@:7,@<W1R:6-T;'D@<')O:&EB:71E9\"X@(\" @(\" @(\" @(\" @(\" @(\" M+3X\\<WES"
"9V5N8FQO8VL@:&%S7W5S97)D871A/2)T<G5E(B!T86<](F=E;E@B(&)L;V-K7W1Y<&4](G-Y<V=E;"
"B(@<VEM=6QI;FMN86UE/2(@4WES=&5M($=E;F5R871O<B(@/@H@/&EC;VX@=VED=&@](C4Q(B!B9U"
"]C;VQO<CTB8F5I9V4B(&AE:6=H=#TB-3 B(&-A<'1I;VY?9F]R;6%T/2)3>7-T96U<;D=E;F5R871"
"O<B(@=VUA<FM?8V]L;W(](G)E9\"(@+SX*(#QC86QL8F%C:W,@1&5L971E1F-N/2)X;%-Y<V=E;D="
"522@G9&5L971E)RP@9V-S+\"!G8V)H*3LB($]P96Y&8VX](GAL4WES9V5N1U5)*\"=S=&%R='5P)R"
"QG8W,L9V-B:\"DB($UO9&5L0VQO<V5&8VX](GAL4WES9V5N1U5)*\"=#;&]S92<L9V-S+&=C8F@I("
"B!0;W-T4V%V949C;CTB>&Q3>7-G96Y'54DH)U-A=F4G*2(@+SX*(#QL:6)R87)I97,^\"B @/&QI8"
"G)A<GD@;F%M93TB>&)S26YD97@B(\"\\^\"B @/&QI8G)A<GD@;F%M93TB>&)S0F%S:6,B(\"\\^"
"\"B @/&QI8G)A<GD@;F%M93TB>&)S5&]O;',B(\"\\^\"B \\+VQI8G)A<FEE<SX*(#QS=6)S>7-T"
"96U?;6]D96P@9FEL93TB<WES=&5M7V=E;F5R871O<E]S=6)S>7-T96TN;61L(B O/@H@/&)L;V-K9"
"W5I(&QA8F5L/2)8:6QI;G@@4WES=&5M($=E;F5R871O<B(@/@H@(#QE9&ET8F]X(&5V86QU871E/2"
")F86QS92(@;75L=&E?;&EN93TB=')U92(@;F%M93TB:6YF;V5D:70B(')E861?;VYL>3TB=')U92("
"@9&5F875L=#TB(%-Y<W1E;2!'96YE<F%T;W(B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;"
"'-E(B!N86UE/2)X:6QI;GAF86UI;'DB(&1E9F%U;'0](E9I<G1E>#0B(&QA8F5L/2)8:6QI;G@@9F"
"%M:6QY(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;F%M93TB<&%R=\"(@9&5F875L=#"
"TB>&,T=G-X,S4B(&QA8F5L/2)087)T(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;F%"
"M93TB<W!E960B(&1E9F%U;'0](BTQ,\"(@;&%B96P](E-P965D(B O/@H@(#QE9&ET8F]X(&5V86Q"
"U871E/2)F86QS92(@;F%M93TB<&%C:V%G92(@9&5F875L=#TB9F8V-C@B(&QA8F5L/2)086-K86=E"
"(B O/@H@(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)S>6YT:&5S:7-?=&]O;\"(@9&5F"
"875L=#TB6%-4(B!L86)E;#TB4WEN=&AE<VES('1O;VPB(#X*(\" @/&ET96T@=F%L=64](E-P96-T"
"<G5M(B O/@H@(\" \\:71E;2!V86QU93TB4WEN<&QI9GDB(\"\\^\"B @(#QI=&5M('9A;'5E/2)3"
">6YP;&EF>2!0<F\\B(\"\\^\"B @(#QI=&5M('9A;'5E/2)84U0B(\"\\^\"B @(#QI=&5M('9A;'"
"5E/2)0<F5C:7-I;VXB(\"\\^\"B @/\"]L:7-T8F]X/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86Q"
"S92(@;F%M93TB9&ER96-T;W)Y(B!D969A=6QT/2(N+VYE=&QI<W0B(&QA8F5L/2)487)G970@9&ER"
"96-T;W)Y(B O/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB=&5S=&)E;F-H(B!D"
"969A=6QT/2)O9F8B(&QA8F5L/2)497-T8F5N8V@B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](G"
"1R=64B(&YA;64](G-I;75L:6YK7W!E<FEO9\"(@9&5F875L=#TB,2(@;&%B96P](E-I;75L:6YK('"
"!E<FEO9\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB<WES8VQK7W!E<FE"
"O9\"(@9&5F875L=#TB,3 B(&QA8F5L/2)3>7-T96T@8VQO8VL@<&5R:6]D(B O/@H@(#QC:&5C:V)"
"O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB:6YC<E]N971L:7-T(B!D969A=6QT/2)O9F8B(&QA8F5"
"L/2));F-R96UE;G1A;\"!N971L:7-T:6YG(B O/@H@(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!"
"N86UE/2)T<FEM7W9B:71S(B!D969A=6QT/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@;&%B96P]"
"(E1R:6T@=F%L:60@8FET<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($U"
"A<VMS(B O/@H@(\" \\:71E;2!V86QU93TB179E<GEW:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B "
"@(#QI=&5M('9A;'5E/2).;R!7:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @/\"]L:7-T8F]X/@H@"
"(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)D8FQ?;W9R9\"(@9&5F875L=#TB06-C;W)D"
":6YG('1O($)L;V-K($UA<VMS(B!L86)E;#TB3W9E<G)I9&4@=VET:\"!D;W5B;&5S(B ^\"B @(#Q"
"I=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI=&5M('9A;'5E"
"/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" @/&ET96T@=F%L=64](DYO(%=H97)E(&EN"
"(%-U8E-Y<W1E;2(@+SX*(\" \\+VQI<W1B;W@^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&"
"YA;64](F-O<F5?9V5N97)A=&EO;B(@9&5F875L=#TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B!"
"L86)E;#TB1V5N97)A=&4@8V]R97,B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&"
"]C:R!-87-K<R(@+SX*(\" @/&ET96T@=F%L=64](D5V97)Y=VAE<F4@079A:6QA8FQE(B O/@H@("
"\" \\:71E;2!V86QU93TB3F]T($YE961E9\" M($%L<F5A9'D@1V5N97)A=&5D(B O/@H@(#PO;&E"
"S=&)O>#X*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](G)U;E]C;W)E9V5N(B!D96"
"9A=6QT/2)O9F8B(&QA8F5L/2)2=6X@0V]R94=E;B(@+SX*(\" \\8VAE8VMB;W@@979A;'5A=&4]("
"G1R=64B(&YA;64](F1E<')E8V%T961?8V]N=')O;\"(@9&5F875L=#TB;V9F(B!L86)E;#TB4VAO="
"R!D97!R96-A=&5D(&-O;G1R;VQS(B O/@H@(#QH:61D96YV87(@979A;'5A=&4](G1R=64B(&YA;6"
"4](F5V86Q?9FEE;&0B(&1E9F%U;'0](C B(\"\\^\"B \\+V)L;V-K9W5I/@H\\+W-Y<V=E;F)L;V"
"-K/@H       X    P    !@    @    $          4    (               !         ! "
"         #@   #     &    \"     0         !0    @    !    !     $         $  "
"$ %9(1$P.    .     8    (    !@         %    \"     $    !     0         )   "
" \"               #@   #@    &    \"     8         !0    @    !     0    $   "
"      \"0    @               X   \"X'P  !@    @    \"          4    (     0  "
"  $    !          4 !  >     0   '0$  !I;F9O961I=                            "
" !X:6QI;GAF86UI;'D                       !P87)T                              "
"    !S<&5E9                                 !P86-K86=E                       "
"       !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;           "
"          !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9"
"             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D      "
"                !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861"
"V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I"
";VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;"
"E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&"
"5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861"
"V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C"
":U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9"
"U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   "
"!S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                "
"   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4         "
"      !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D      "
"         !P;W-T9V5N97)A=&EO;E]F8VX               !S971T:6YG<U]F8VX           "
"            !P<F5C;VUP:6QE7V9C;@                    !X;&5D:W-E='1I;F=S9&%T80 "
"               !V97)S:6]N                              !U<&1A=&5?9F-N        "
"                        #@   $@    &    \"     0         !0    @    !    $0  "
"  $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !"
"          %    \"     $    '     0         0    !P   '9I<G1E>#0 #@   #@    & "
"   \"     0         !0    @    !    \"     $         $     @   !X8S1V;'@R-0X "
"   P    !@    @    $          4    (     0    ,    !         !   P M,3  #@   "
"#@    &    \"     0         !0    @    !    !0    $         $     4   !F9C8V."
"     X    P    !@    @    $          4    (               !         !        "
"  #@   #     &    \"     0         !0    @    !     P    $         $  # %A35 "
" .    0     8    (    !          %    \"     $    )     0         0    \"0   "
"\"XO;F5T;&ES=          .    ,     8    (    !          %    \"               "
" 0         0          X    P    !@    @    $          4    (     0    ,    ! "
"        !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $  "
"       $  \" #$P   .    ,     8    (    !          %    \"                0  "
"       0          X    P    !@    @    $          4    (               !     "
"    !          #@   #     &    \"     0         !0    @               $      "
"   $          .    ,     8    (    !          %    \"                0       "
"  0          X   !(    !@    @    $          4    (     0   !@    !         !"
"     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0"
"    @               $         $          .    ,     8    (    !          %   "
" \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    "
"(               !         !          #@   #     &    \"     0         !0    @"
"    !     0    $         $  ! #     .    ,     8    (    !          %    \"  "
"   $    !     0         0  $ ,     X   !     !@    @    $          4    (    "
" 0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $ "
"         4    (     0    8    !         !     &    <WES9V5N   .    ,     8   "
" (    !          %    \"     $    #     0         0  , .\"XR  X   !0    !@   "
" @    $          4    (     0   !T    !         !     =    -3$L-3 L+3$L+3$L<F"
"5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %    \"     $   \". "
"0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W"
",G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<"
"&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,"
"R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,3"
"8@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P("
"#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:"
"6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z("
"&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"           "
"     0         0          X   #P\"P  !@    @    $          4    (     0   +L+"
"   !         !    \"[\"P  /\"$M+2 @*B @0V]P>7)I9VAT(\"AC*2 R,# U+\"!8:6QI;G@L"
"($EN8RX@($%L;\"!2:6=H=',@4F5S97)V960N(\" @(\" @(\" @(\" @+2T^/\"$M+2 @*B @4F5"
"P<F]D=6-T:6]N(&]R(')E=7-E+\"!I;B!A;GD@9F]R;2P@=VET:&]U=\"!T:&4@97AP;&EC:70@=W"
")I='1E;B @+2T^/\"$M+2 @*B @8V]N<V5N=\"!O9B!8:6QI;G@L($EN8RXL(&ES('-T<FEC=&QY("
"'!R;VAI8FET960N(\" @(\" @(\" @(\" @(\" @(\" @+2T^/'-Y<V=E;F)L;V-K(&AA<U]U<V5R"
"9&%T83TB=')U92(@=&%G/2)G96Y8(B!B;&]C:U]T>7!E/2)S>7-G96XB('-I;75L:6YK;F%M93TB("
"%-Y<W1E;2!'96YE<F%T;W(B(#X*(#QI8V]N('=I9'1H/2(U,2(@8F=?8V]L;W(](F)E:6=E(B!H96"
"EG:'0](C4P(B!C87!T:6]N7V9O<FUA=#TB4WES=&5M7&Y'96YE<F%T;W(B('=M87)K7V-O;&]R/2)"
"R960B(\"\\^\"B \\8V%L;&)A8VMS($1E;&5T949C;CTB>&Q3>7-G96Y'54DH)V1E;&5T92<L(&=C"
"<RP@9V-B:\"D[(B!/<&5N1F-N/2)X;%-Y<V=E;D=522@G<W1A<G1U<\"<L9V-S+&=C8F@I(B!-;V1"
"E;$-L;W-E1F-N/2)X;%-Y<V=E;D=522@G0VQO<V4G+&=C<RQG8V)H*2(@4&]S=%-A=F5&8VX](GAL"
"4WES9V5N1U5)*\"=3879E)RDB(\"\\^\"B \\;&EB<F%R:65S/@H@(#QL:6)R87)Y(&YA;64](GAB"
"<TEN9&5X(B O/@H@(#QL:6)R87)Y(&YA;64](GAB<T)A<VEC(B O/@H@(#QL:6)R87)Y(&YA;64]("
"GAB<U1O;VQS(B O/@H@/\"]L:6)R87)I97,^\"B \\<W5B<WES=&5M7VUO9&5L(&9I;&4](G-Y<W1"
"E;5]G96YE<F%T;W)?<W5B<WES=&5M+FUD;\"(@+SX*(#QB;&]C:V=U:2!L86)E;#TB6&EL:6YX(%-"
"Y<W1E;2!'96YE<F%T;W(B(#X*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&UU;'1I7VQI;"
"F4](G1R=64B(&YA;64](FEN9F]E9&ET(B!R96%D7V]N;'D](G1R=64B(&1E9F%U;'0](B!3>7-T96"
"T@1V5N97)A=&]R(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;F%M93TB>&EL:6YX9F%"
"M:6QY(B!D969A=6QT/2)6:7)T97@T(B!L86)E;#TB6&EL:6YX(&9A;6EL>2(@+SX*(\" \\961I=&"
")O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G!A<G0B(&1E9F%U;'0](GAC-'9S>#,U(B!L86)E;#"
"TB4&%R=\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G-P965D(B!D969"
"A=6QT/2(M,3 B(&QA8F5L/2)3<&5E9\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B"
"(&YA;64](G!A8VMA9V4B(&1E9F%U;'0](F9F-C8X(B!L86)E;#TB4&%C:V%G92(@+SX*(\" \\;&E"
"S=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB<WEN=&AE<VES7W1O;VPB(&1E9F%U;'0](EA35\""
"(@;&%B96P](E-Y;G1H97-I<R!T;V]L(B ^\"B @(#QI=&5M('9A;'5E/2)3<&5C=')U;2(@+SX*("
"\" @/&ET96T@=F%L=64](E-Y;G!L:69Y(B O/@H@(\" \\:71E;2!V86QU93TB4WEN<&QI9GD@4')"
"O(B O/@H@(\" \\:71E;2!V86QU93TB6%-4(B O/@H@(\" \\:71E;2!V86QU93TB4')E8VES:6]N"
"(B O/@H@(#PO;&ES=&)O>#X*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](F1I<F"
"5C=&]R>2(@9&5F875L=#TB+B]N971L:7-T(B!L86)E;#TB5&%R9V5T(&1I<F5C=&]R>2(@+SX*(\""
" \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](G1E<W1B96YC:\"(@9&5F875L=#TB;V9F("
"B!L86)E;#TB5&5S=&)E;F-H(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)S:6"
"UU;&EN:U]P97)I;V0B(&1E9F%U;'0](C$B(&QA8F5L/2)3:6UU;&EN:R!P97)I;V0B(\"\\^\"B @"
"/&5D:71B;W@@979A;'5A=&4](G1R=64B(&YA;64](G-Y<V-L:U]P97)I;V0B(&1E9F%U;'0](C$P("
"B!L86)E;#TB4WES=&5M(&-L;V-K('!E<FEO9\"(@+SX*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1"
"R=64B(&YA;64](FEN8W)?;F5T;&ES=\"(@9&5F875L=#TB;V9F(B!L86)E;#TB26YC<F5M96YT86P"
"@;F5T;&ES=&EN9R(@+SX*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB=')I;5]V8"
"FET<R(@9&5F875L=#TB179E<GEW:&5R92!I;B!3=6)3>7-T96TB(&QA8F5L/2)4<FEM('9A;&ED(&"
")I=',B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" @"
"/&ET96T@=F%L=64](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(\" \\:71E;2!V86QU93T"
"B3F\\@5VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(#PO;&ES=&)O>#X*(\" \\;&ES=&)O>\"!E=F%L"
"=6%T93TB=')U92(@;F%M93TB9&)L7V]V<F0B(&1E9F%U;'0](D%C8V]R9&EN9R!T;R!\";&]C:R!-"
"87-K<R(@;&%B96P](D]V97)R:61E('=I=&@@9&]U8FQE<R(@/@H@(\" \\:71E;2!V86QU93TB06-"
"C;W)D:6YG('1O($)L;V-K($UA<VMS(B O/@H@(\" \\:71E;2!V86QU93TB179E<GEW:&5R92!I;B"
"!3=6)3>7-T96TB(\"\\^\"B @(#QI=&5M('9A;'5E/2).;R!7:&5R92!I;B!3=6)3>7-T96TB(\""
"\\^\"B @/\"]L:7-T8F]X/@H@(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)C;W)E7V=E"
";F5R871I;VXB(&1E9F%U;'0](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@;&%B96P](D=E;F5R"
"871E(&-O<F5S(B ^\"B @(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\""
"\\^\"B @(#QI=&5M('9A;'5E/2)%=F5R>7=H97)E($%V86EL86)L92(@+SX*(\" @/&ET96T@=F%L"
"=64](DYO=\"!.965D960@+2!!;')E861Y($=E;F5R871E9\"(@+SX*(\" \\+VQI<W1B;W@^\"B @"
"/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)R=6Y?8V]R96=E;B(@9&5F875L=#TB;V9F("
"B!L86)E;#TB4G5N($-O<F5'96XB(\"\\^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86U"
"E/2)D97!R96-A=&5D7V-O;G1R;VPB(&1E9F%U;'0](F]F9B(@;&%B96P](E-H;W<@9&5P<F5C871E"
"9\"!C;VYT<F]L<R(@+SX*(\" \\:&ED9&5N=F%R(&5V86QU871E/2)T<G5E(B!N86UE/2)E=F%L7V"
"9I96QD(B!D969A=6QT/2(P(B O/@H@/\"]B;&]C:V=U:3X*/\"]S>7-G96YB;&]C:SX*       . "
"   ,     8    (    !          %    \"                0         0          X  "
"  P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #"
"@    &    \"     8         !0    @    !     0    $         \"0    @          "
"     X    X    !@    @    &          4    (     0    $    !          D    (  "
"             .    0     8    (    !          %    \"     $    ,     0        "
" 0    #    'AL961K<&]S=&=E;@     .    0     8    (    !          %    \"     "
"$    -     0         0    #0   'AL961K<V5T=&EN9W,    .    0     8    (    !  "
"        %    \"     $    /     0         0    #P   'AL961K<')E8V]M<&EL90 .   "
" L 0   8    (     @         %    \"     $    !     0         %  0 &     $    "
"X 0  97AP;W)T                        97AP;W)T9&ER                    <V5L96-T"
":6]N=&%G                97AP;W)T9&ER<&%T:               ;6%J;W(              "
"           ;6EN;W(                         :'=?8V]M<&%T:6)I;&ET>0          ;6"
"%J7W-L:61E<@                  ;6EN;W)?<VQI9&5R                :'=?8V]M<&%T:6)"
"I;&ET>5]S;&ED97( :7-$979E;&]P;65N=               =7-E0W5S=&]M0G5S26YT97)F86-E"
"    8W5S=&]M0G5S26YT97)F86-E5F%L=64 #@   #@    &    \"     8         !0    @ "
"   !     0    $         \"0    @               X    P    !@    @    $        "
"  4    (               !         !          #@   $     &    \"     0         "
"!0    @    !    #P    $         $     \\   !U<V5R7W)E<&]S:71O<GD #@   %@    &"
"    \"     0         !0    @    !    )P    $         $    \"<   !#.EQE9&M?=7-"
"E<E]R97!O<VET;W)Y7$UY4')O8V5S<V]R25!,:6( #@   #     &    \"     0         !0 "
"   @    !     0    $         $  ! #,    .    ,     8    (    !          %    "
"\"     $    \"     0         0  ( ,#    X    P    !@    @    $          4    "
"(     0    $    !         !   0!B    #@   #@    &    \"     8         !0    @"
"    !     0    $         \"0    @   \"60XMLY_L'0 X    X    !@    @    &      "
"    4    (     0    $    !          D    (    KD?A>A2N[S\\.    .     8    (  "
"  !@         %    \"     $    !     0         )    \"           @%A #@   #@  "
"  &    \"     8         !0    @    !     0    $         \"0    @           #P"
"/PX    X    !@    @    &          4    (     0    $    !          D    (     "
"          .    ,     8    (    !@         %    \"                0         ) "
"         X    X    !@    @    $          4    (     0    8    !         !    "
" &    .2XR+C Q   .    0     8    (    !          %    \"     $    -     0    "
"     0    #0   'AL961K=7!D871E9FX    .    N#T   8    (     @         %    \" "
"    $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX"
" #@   & $   &    \"     (         !0    @    !     0    $         !0 $ !,    "
"!    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R"
":6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0      "
"        &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \""
"     0         !0    @    !    !P    $         $     <   !T87)G970R  X   #  0"
"  !@    @    \"          4    (     0    $    !          4 !  '     0    X   "
"!K97ES    =F%L=65S    #@   ,     &    \"     $         !0    @    !     @    "
"$         #@   $     &    \"     0         !0    @    !    \"P    $         $"
"     L   !(1$P@3F5T;&ES=       #@   $@    &    \"     0         !0    @    ! "
"   &     $         $    !@   !%>'!O<G0@87,@82!P8V]R92!T;R!%1$L.    J     8   "
" (     0         %    \"     $    \"     0         .    .     8    (    !    "
"      %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    "
"\"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P"
"    !@    @    $          4    (     0    $    !         !   0 Q    #@   #   "
"  &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2    "
" 8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<"
"F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !  "
"       !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0   "
"      !0    @    !     P    $         $  # &]F9@ .    .     8    (    !      "
"    %    \"     $    '     0         0    !P   $1E9F%U;'0 #@   /@X   &    \" "
"    (         !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$"
" =&%R9V5T,@ .    Z!@   8    (     @         %    \"     $    !     0         "
"%  0 '@    $   #  P  :6YF;V5D:70                             >&EL:6YX9F%M:6QY"
"                        <&%R=                                   <W!E960      "
"                           <&%C:V%G90                              <WEN=&AE<V"
"ES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-"
"T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             =&5S"
"=&)E;F-H                            <WES8VQK7W!E<FEO9                       :"
"6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D          "
"  9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960"
"     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9   "
"        <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G8"
"61V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;V"
"P             <V=G=6E?<&]S                            8FQO8VM?='EP90         "
"                 8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T    "
"                    <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT9"
"6YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C  "
"                          <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR   "
"                             <')E<V5R=F5?:&EE<F%R8VAY                #@   $@ "
"   &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M"
"($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '    "
" 0         0    !P   %9I<G1E>#0 #@   #@    &    \"     0         !0    @    !"
"    \"     $         $     @   !X8S1V;'@R-0X    P    !@    @    $          4 "
"   (     0    ,    !         !   P M,3  #@   #@    &    \"     0         !0  "
"  @    !    !0    $         $     4   !F9C8V.     X    P    !@    @    $     "
"     4    (               !         !          #@   #     &    \"     0      "
"   !0    @    !     P    $         $  # %A35  .    0     8    (    !         "
" %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          .    ,   "
"  8    (    !          %    \"                0         0          X    P    "
"!@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     & "
"   \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8 "
"   (    !          %    \"                0         0          X    P    !@  "
"  @    $          4    (               !         !          #@   #     &    "
"\"     0         !0    @               $         $          .    ,     8    ("
"    !          %    \"                0         0          X   !(    !@    @ "
"   $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;"
"V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $"
"          .    ,     8    (    !          %    \"     $    #     0         0 "
" , ;V9F  X    P    !@    @    $          4    (               !         !    "
"      #@   #     &    \"     0         !0    @    !     0    $         $  ! #"
"     .    ,     8    (    !          %    \"     $    !     0         0  $ , "
"    X   !     !@    @    $          4    (     0    L    !         !     +   "
" +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    8    !"
"         !     &    <WES9V5N   .    ,     8    (    !          %    \"     $ "
"   #     0         0  , .\"XR  X   !0    !@    @    $          4    (     0  "
" !T    !         !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P"
" $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN"
"=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!="
"+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 "
"R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W"
"(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,"
"\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RP"
"G0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@"
":6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .   "
" ,     8    (    !          %    \"                0         0          X   #"
"P\"P  !@    @    $          4    (     0   +L+   !         !    \"[\"P  /\"$M"
"+2 @*B @0V]P>7)I9VAT(\"AC*2 R,# U+\"!8:6QI;G@L($EN8RX@($%L;\"!2:6=H=',@4F5S97"
")V960N(\" @(\" @(\" @(\" @+2T^/\"$M+2 @*B @4F5P<F]D=6-T:6]N(&]R(')E=7-E+\"!I;"
"B!A;GD@9F]R;2P@=VET:&]U=\"!T:&4@97AP;&EC:70@=W)I='1E;B @+2T^/\"$M+2 @*B @8V]N"
"<V5N=\"!O9B!8:6QI;G@L($EN8RXL(&ES('-T<FEC=&QY('!R;VAI8FET960N(\" @(\" @(\" @("
"\" @(\" @(\" @+2T^/'-Y<V=E;F)L;V-K(&AA<U]U<V5R9&%T83TB=')U92(@=&%G/2)G96Y8(B!"
"B;&]C:U]T>7!E/2)S>7-G96XB('-I;75L:6YK;F%M93TB(%-Y<W1E;2!'96YE<F%T;W(B(#X*(#QI"
"8V]N('=I9'1H/2(U,2(@8F=?8V]L;W(](F)E:6=E(B!H96EG:'0](C4P(B!C87!T:6]N7V9O<FUA="
"#TB4WES=&5M7&Y'96YE<F%T;W(B('=M87)K7V-O;&]R/2)R960B(\"\\^\"B \\8V%L;&)A8VMS($"
"1E;&5T949C;CTB>&Q3>7-G96Y'54DH)V1E;&5T92<L(&=C<RP@9V-B:\"D[(B!/<&5N1F-N/2)X;%"
"-Y<V=E;D=522@G<W1A<G1U<\"<L9V-S+&=C8F@I(B!-;V1E;$-L;W-E1F-N/2)X;%-Y<V=E;D=522"
"@G0VQO<V4G+&=C<RQG8V)H*2(@4&]S=%-A=F5&8VX](GAL4WES9V5N1U5)*\"=3879E)RDB(\"\\^"
"\"B \\;&EB<F%R:65S/@H@(#QL:6)R87)Y(&YA;64](GAB<TEN9&5X(B O/@H@(#QL:6)R87)Y(&Y"
"A;64](GAB<T)A<VEC(B O/@H@(#QL:6)R87)Y(&YA;64](GAB<U1O;VQS(B O/@H@/\"]L:6)R87)"
"I97,^\"B \\<W5B<WES=&5M7VUO9&5L(&9I;&4](G-Y<W1E;5]G96YE<F%T;W)?<W5B<WES=&5M+F"
"UD;\"(@+SX*(#QB;&]C:V=U:2!L86)E;#TB6&EL:6YX(%-Y<W1E;2!'96YE<F%T;W(B(#X*(\" \\"
"961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&UU;'1I7VQI;F4](G1R=64B(&YA;64](FEN9F]E9&ET"
"(B!R96%D7V]N;'D](G1R=64B(&1E9F%U;'0](B!3>7-T96T@1V5N97)A=&]R(B O/@H@(#QE9&ET8"
"F]X(&5V86QU871E/2)F86QS92(@;F%M93TB>&EL:6YX9F%M:6QY(B!D969A=6QT/2)6:7)T97@T(B"
"!L86)E;#TB6&EL:6YX(&9A;6EL>2(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA"
";64](G!A<G0B(&1E9F%U;'0](GAC-'9S>#,U(B!L86)E;#TB4&%R=\"(@+SX*(\" \\961I=&)O>"
"\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G-P965D(B!D969A=6QT/2(M,3 B(&QA8F5L/2)3<&5E9"
"\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G!A8VMA9V4B(&1E9F%U;'"
"0](F9F-C8X(B!L86)E;#TB4&%C:V%G92(@+SX*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@"
";F%M93TB<WEN=&AE<VES7W1O;VPB(&1E9F%U;'0](EA35\"(@;&%B96P](E-Y;G1H97-I<R!T;V]L"
"(B ^\"B @(#QI=&5M('9A;'5E/2)3<&5C=')U;2(@+SX*(\" @/&ET96T@=F%L=64](E-Y;G!L:69"
"Y(B O/@H@(\" \\:71E;2!V86QU93TB4WEN<&QI9GD@4')O(B O/@H@(\" \\:71E;2!V86QU93TB"
"6%-4(B O/@H@(\" \\:71E;2!V86QU93TB4')E8VES:6]N(B O/@H@(#PO;&ES=&)O>#X*(\" \\9"
"61I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](F1I<F5C=&]R>2(@9&5F875L=#TB+B]N971L:"
"7-T(B!L86)E;#TB5&%R9V5T(&1I<F5C=&]R>2(@+SX*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1R"
"=64B(&YA;64](G1E<W1B96YC:\"(@9&5F875L=#TB;V9F(B!L86)E;#TB5&5S=&)E;F-H(B O/@H@"
"(#QE9&ET8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)S:6UU;&EN:U]P97)I;V0B(&1E9F%U;'0]("
"C$B(&QA8F5L/2)3:6UU;&EN:R!P97)I;V0B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](G1R=64"
"B(&YA;64](G-Y<V-L:U]P97)I;V0B(&1E9F%U;'0](C$P(B!L86)E;#TB4WES=&5M(&-L;V-K('!E"
"<FEO9\"(@+SX*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](FEN8W)?;F5T;&ES="
"\"(@9&5F875L=#TB;V9F(B!L86)E;#TB26YC<F5M96YT86P@;F5T;&ES=&EN9R(@+SX*(\" \\;&E"
"S=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB=')I;5]V8FET<R(@9&5F875L=#TB179E<GEW:&5"
"R92!I;B!3=6)3>7-T96TB(&QA8F5L/2)4<FEM('9A;&ED(&)I=',B(#X*(\" @/&ET96T@=F%L=64"
"](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" @/&ET96T@=F%L=64](D5V97)Y=VAE<F"
"4@:6X@4W5B4WES=&5M(B O/@H@(\" \\:71E;2!V86QU93TB3F\\@5VAE<F4@:6X@4W5B4WES=&5M"
"(B O/@H@(#PO;&ES=&)O>#X*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB9&)L7V"
"]V<F0B(&1E9F%U;'0](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@;&%B96P](D]V97)R:61E('"
"=I=&@@9&]U8FQE<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS("
"B O/@H@(\" \\:71E;2!V86QU93TB179E<GEW:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @(#QI="
"&5M('9A;'5E/2).;R!7:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @/\"]L:7-T8F]X/@H@(#QL:7"
"-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)C;W)E7V=E;F5R871I;VXB(&1E9F%U;'0](D%C8V]"
"R9&EN9R!T;R!\";&]C:R!-87-K<R(@;&%B96P](D=E;F5R871E(&-O<F5S(B ^\"B @(#QI=&5M('"
"9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI=&5M('9A;'5E/2)%=F5"
"R>7=H97)E($%V86EL86)L92(@+SX*(\" @/&ET96T@=F%L=64](DYO=\"!.965D960@+2!!;')E86"
"1Y($=E;F5R871E9\"(@+SX*(\" \\+VQI<W1B;W@^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5"
"E(B!N86UE/2)R=6Y?8V]R96=E;B(@9&5F875L=#TB;V9F(B!L86)E;#TB4G5N($-O<F5'96XB(\""
"\\^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)D97!R96-A=&5D7V-O;G1R;VPB("
"&1E9F%U;'0](F]F9B(@;&%B96P](E-H;W<@9&5P<F5C871E9\"!C;VYT<F]L<R(@+SX*(\" \\:&E"
"D9&5N=F%R(&5V86QU871E/2)T<G5E(B!N86UE/2)E=F%L7V9I96QD(B!D969A=6QT/2(P(B O/@H@"
"/\"]B;&]C:V=U:3X*/\"]S>7-G96YB;&]C:SX*       .    ,     8    (    !          "
"%    \"                0         0          X    P    !@    @    $          4"
"    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0 "
"   @    !     0    $         \"0    @               X    X    !@    @    &   "
"       4    (     0    $    !          D    (               .    N!\\   8    "
"(     @         %    \"     $    !     0         %  0 '@    $   !T!   :6YF;V5"
"D:70                             >&EL:6YX9F%M:6QY                        <&%R"
"=                                   <W!E960                                 <"
"&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9     "
"  <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                       "
"     =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                    "
"        <WES8VQK7W!E<FEO9                       :6YC<E]N971L:7-T7W-G861V86YC9"
"60         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9 "
"              8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N   "
"                 <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X     "
"                    9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9    "
"                       :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S  "
"                          8FQO8VM?='EP90                          8FQO8VM?=F5"
"R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S"
":U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8"
"FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            <W"
"EN=&AE<VES7VQA;F=U86=E                8V5?8VQR                               "
" <')E<V5R=F5?:&EE<F%R8VAY                <&]S=&=E;F5R871I;VY?9F-N            "
"    <V5T=&EN9W-?9F-N                        <')E8V]M<&EL95]F8VX              "
"       >&QE9&MS971T:6YG<V1A=&$                 =F5R<VEO;@                    "
"          =7!D871E7V9C;@                                X   !(    !@    @    "
"$          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W( "
"        #@   #@    &    \"     0         !0    @    !    !P    $         $   "
"  <   !V:7)T97@T  X    X    !@    @    $          4    (     0    @    !     "
"    !     (    >&,T=FQX,C4.    ,     8    (    !          %    \"     $    # "
"    0         0  , +3$P  X    X    !@    @    $          4    (     0    4   "
" !         !     %    9F8V-C@    .    ,     8    (    !          %    \"     "
"           0         0          X    P    !@    @    $          4    (     0 "
"   ,    !         !   P!84U0 #@   $     &    \"     0         !0    @    !   "
" \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0   "
"      !0    @               $         $          .    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $       "
"   4    (     0    (    !         !   @ Q,   #@   #     &    \"     0        "
" !0    @               $         $          .    ,     8    (    !          %"
"    \"                0         0          X    P    !@    @    $          4 "
"   (               !         !          #@   #     &    \"     0         !0  "
"  @               $         $          .    2     8    (    !          %    "
"\"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    "
"P    !@    @    $          4    (               !         !          #@   #  "
"   &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,   "
"  8    (    !          %    \"                0         0          X    P    "
"!@    @    $          4    (     0    $    !         !   0 P    #@   #     & "
"   \"     0         !0    @    !     0    $         $  ! #     .    0     8  "
"  (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+"
"\"TQ       .    .     8    (    !          %    \"     $    &     0         0"
"    !@   '-Y<V=E;@  #@   #     &    \"     0         !0    @    !     P    $ "
"        $  # #@N,@ .    4     8    (    !          %    \"     $    =     0  "
"       0    '0   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   &  "
"  \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+"
"\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" "
"P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S"
",@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 "
"T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C"
"5=*3L*<&QO=\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)"
"T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN"
"(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #"
"@   #     &    \"     0         !0    @               $         $          . "
"   \\ L   8    (    !          %    \"     $   \"[\"P   0         0    NPL  #"
"PA+2T@(\"H@($-O<'ER:6=H=\" H8RD@,C P-2P@6&EL:6YX+\"!);F,N(\"!!;&P@4FEG:'1S(%)"
"E<V5R=F5D+B @(\" @(\" @(\" @(\"TM/CPA+2T@(\"H@(%)E<')O9'5C=&EO;B!O<B!R975S92P"
"@:6X@86YY(&9O<FTL('=I=&AO=70@=&AE(&5X<&QI8VET('=R:71T96X@(\"TM/CPA+2T@(\"H@(&"
"-O;G-E;G0@;V8@6&EL:6YX+\"!);F,N+\"!I<R!S=')I8W1L>2!P<F]H:6)I=&5D+B @(\" @(\" "
"@(\" @(\" @(\" @(\"TM/CQS>7-G96YB;&]C:R!H87-?=7-E<F1A=&$](G1R=64B('1A9STB9V5N"
"6\"(@8FQO8VM?='EP93TB<WES9V5N(B!S:6UU;&EN:VYA;64](B!3>7-T96T@1V5N97)A=&]R(B ^"
"\"B \\:6-O;B!W:61T:#TB-3$B(&)G7V-O;&]R/2)B96EG92(@:&5I9VAT/2(U,\"(@8V%P=&EO;E"
"]F;W)M870](E-Y<W1E;5QN1V5N97)A=&]R(B!W;6%R:U]C;VQO<CTB<F5D(B O/@H@/&-A;&QB86-"
"K<R!$96QE=&5&8VX](GAL4WES9V5N1U5)*\"=D96QE=&4G+\"!G8W,L(&=C8F@I.R(@3W!E;D9C;C"
"TB>&Q3>7-G96Y'54DH)W-T87)T=7 G+&=C<RQG8V)H*2(@36]D96Q#;&]S949C;CTB>&Q3>7-G96Y"
"'54DH)T-L;W-E)RQG8W,L9V-B:\"DB(%!O<W13879E1F-N/2)X;%-Y<V=E;D=522@G4V%V92<I(B "
"O/@H@/&QI8G)A<FEE<SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-);F1E>\"(@+SX*(\" \\;&EB<F%"
"R>2!N86UE/2)X8G-\"87-I8R(@+SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-4;V]L<R(@+SX*(#PO;"
"&EB<F%R:65S/@H@/'-U8G-Y<W1E;5]M;V1E;\"!F:6QE/2)S>7-T96U?9V5N97)A=&]R7W-U8G-Y<"
"W1E;2YM9&PB(\"\\^\"B \\8FQO8VMG=6D@;&%B96P](EAI;&EN>\"!3>7-T96T@1V5N97)A=&]R("
"B ^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!M=6QT:5]L:6YE/2)T<G5E(B!N86UE/2)I;"
"F9O961I=\"(@<F5A9%]O;FQY/2)T<G5E(B!D969A=6QT/2(@4WES=&5M($=E;F5R871O<B(@+SX*("
"\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](GAI;&EN>&9A;6EL>2(@9&5F875L=#T"
"B5FER=&5X-\"(@;&%B96P](EAI;&EN>\"!F86UI;'DB(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4"
"](F9A;'-E(B!N86UE/2)P87)T(B!D969A=6QT/2)X8S1V<W@S-2(@;&%B96P](E!A<G0B(\"\\^\""
"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)S<&5E9\"(@9&5F875L=#TB+3$P(B!L8"
"6)E;#TB4W!E960B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)P86-K86="
"E(B!D969A=6QT/2)F9C8V.\"(@;&%B96P](E!A8VMA9V4B(\"\\^\"B @/&QI<W1B;W@@979A;'5A"
"=&4](G1R=64B(&YA;64](G-Y;G1H97-I<U]T;V]L(B!D969A=6QT/2)84U0B(&QA8F5L/2)3>6YT:"
"&5S:7,@=&]O;\"(@/@H@(\" \\:71E;2!V86QU93TB4W!E8W1R=6TB(\"\\^\"B @(#QI=&5M('9A"
";'5E/2)3>6YP;&EF>2(@+SX*(\" @/&ET96T@=F%L=64](E-Y;G!L:69Y(%!R;R(@+SX*(\" @/&E"
"T96T@=F%L=64](EA35\"(@+SX*(\" @/&ET96T@=F%L=64](E!R96-I<VEO;B(@+SX*(\" \\+VQI"
"<W1B;W@^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)D:7)E8W1O<GDB(&1E9F%U"
";'0](BXO;F5T;&ES=\"(@;&%B96P](E1A<F=E=\"!D:7)E8W1O<GDB(\"\\^\"B @/&-H96-K8F]X"
"(&5V86QU871E/2)T<G5E(B!N86UE/2)T97-T8F5N8V@B(&1E9F%U;'0](F]F9B(@;&%B96P](E1E<"
"W1B96YC:\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB<VEM=6QI;FM?<&"
"5R:6]D(B!D969A=6QT/2(Q(B!L86)E;#TB4VEM=6QI;FL@<&5R:6]D(B O/@H@(#QE9&ET8F]X(&5"
"V86QU871E/2)T<G5E(B!N86UE/2)S>7-C;&M?<&5R:6]D(B!D969A=6QT/2(Q,\"(@;&%B96P](E-"
"Y<W1E;2!C;&]C:R!P97)I;V0B(\"\\^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/"
"2)I;F-R7VYE=&QI<W0B(&1E9F%U;'0](F]F9B(@;&%B96P](DEN8W)E;65N=&%L(&YE=&QI<W1I;F"
"<B(\"\\^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&YA;64](G1R:6U?=F)I=',B(&1E9F%U"
";'0](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M(B!L86)E;#TB5')I;2!V86QI9\"!B:71S(B ^\"B "
"@(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI=&5M('9A"
";'5E/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" @/&ET96T@=F%L=64](DYO(%=H97)E"
"(&EN(%-U8E-Y<W1E;2(@+SX*(\" \\+VQI<W1B;W@^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=6"
"4B(&YA;64](F1B;%]O=G)D(B!D969A=6QT/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(&QA8F"
"5L/2)/=F5R<FED92!W:71H(&1O=6)L97,B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R"
"!\";&]C:R!-87-K<R(@+SX*(\" @/&ET96T@=F%L=64](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M("
"B O/@H@(\" \\:71E;2!V86QU93TB3F\\@5VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(#PO;&ES=&)"
"O>#X*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB8V]R95]G96YE<F%T:6]N(B!D9"
"69A=6QT/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(&QA8F5L/2)'96YE<F%T92!C;W)E<R(@/"
"@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B O/@H@(\" \\:71E;2"
"!V86QU93TB179E<GEW:&5R92!!=F%I;&%B;&4B(\"\\^\"B @(#QI=&5M('9A;'5E/2).;W0@3F5E"
"9&5D(\"T@06QR96%D>2!'96YE<F%T960B(\"\\^\"B @/\"]L:7-T8F]X/@H@(#QC:&5C:V)O>\"!"
"E=F%L=6%T93TB=')U92(@;F%M93TB<G5N7V-O<F5G96XB(&1E9F%U;'0](F]F9B(@;&%B96P](E)U"
";B!#;W)E1V5N(B O/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB9&5P<F5C871E"
"9%]C;VYT<F]L(B!D969A=6QT/2)O9F8B(&QA8F5L/2)3:&]W(&1E<')E8V%T960@8V]N=')O;',B("
"\"\\^\"B @/&AI9&1E;G9A<B!E=F%L=6%T93TB=')U92(@;F%M93TB979A;%]F:65L9\"(@9&5F87"
"5L=#TB,\"(@+SX*(#PO8FQO8VMG=6D^\"CPO<WES9V5N8FQO8VL^\"@      #@   #     &    "
"\"     0         !0    @               $         $          .    ,     8    ("
"    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @ "
"   &          4    (     0    $    !          D    (               .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   $     &    \"     0         !0    @    !    #     $         $     P   !X"
";&5D:W!O<W1G96X     #@   $     &    \"     0         !0    @    !    #0    $ "
"        $     T   !X;&5D:W-E='1I;F=S    #@   $     &    \"     0         !0  "
"  @    !    #P    $         $     \\   !X;&5D:W!R96-O;7!I;&4 #@   + $   &    "
"\"     (         !0    @    !     0    $         !0 $ !@    !    . $  &5X<&]R"
"=                        &5X<&]R=&1I<@                   '-E;&5C=&EO;G1A9P   "
"            &5X<&]R=&1I<G!A=&@              &UA:F]R                         &"
"UI;F]R                         &AW7V-O;7!A=&EB:6QI='D          &UA:E]S;&ED97("
"                  &UI;F]R7W-L:61E<@               &AW7V-O;7!A=&EB:6QI='E?<VQI"
"9&5R &ES1&5V96QO<&UE;G0              '5S94-U<W1O;4)U<TEN=&5R9F%C90   &-U<W1O;"
"4)U<TEN=&5R9F%C959A;'5E  X    X    !@    @    &          4    (     0    $   "
" !          D    (               .    ,     8    (    !          %    \"     "
"           0         0          X   !     !@    @    $          4    (     0 "
"   \\    !         !     /    =7-E<E]R97!O<VET;W)Y  X   !8    !@    @    $   "
"       4    (     0   \"<    !         !     G    0SI<961K7W5S97)?<F5P;W-I=&]"
"R>5Q->5!R;V-E<W-O<DE03&EB  X    P    !@    @    $          4    (     0    $ "
"   !         !   0 S    #@   #     &    \"     0         !0    @    !     @  "
"  $         $  \" # P   .    ,     8    (    !          %    \"     $    !   "
"  0         0  $ 8@    X    X    !@    @    &          4    (     0    $    !"
"          D    (    ED.+;.?[!T .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"    *Y'X7H4KN\\_#@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @          (!80 X    X    !@    @    &  "
"        4    (     0    $    !          D    (            \\#\\.    .     8  "
"  (    !@         %    \"     $    !     0         )    \"               #@  "
" #     &    \"     8         !0    @               $         \"0         .   "
" .     8    (    !          %    \"     $    &     0         0    !@   #DN,BX"
"P,0  #@   $     &    \"     0         !0    @    !    #0    $         $     T"
"   !X;&5D:W5P9&%T969N    "
  }
}
