static int F_1 ( T_1 * V_1 , int V_2 , int V_3 )\r\n{ int V_4 , V_5 , V_6 ;\r\nV_4 = V_3 + V_7 [ V_2 ] ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_2 ( V_4 & 0xf ) ; F_2 ( V_4 ) ; F_3 ( 2 ) ; F_3 ( 4 ) ;\r\nV_5 = F_4 () ;\r\nF_3 ( 4 ) ;\r\nV_6 = F_4 () ;\r\nreturn F_5 ( V_5 , V_6 ) ;\r\ncase 1 : F_2 ( V_4 & 0xf ) ; F_2 ( V_4 ) ; F_3 ( 2 ) ;\r\nF_6 () ; F_3 ( 0x20 ) ;\r\nF_3 ( 4 ) ; V_6 = F_7 () ;\r\nF_3 ( 1 ) ; F_3 ( 0x20 ) ;\r\nreturn V_6 ;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 : F_2 ( V_4 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 0x20 ) ;\r\nV_6 = F_9 () ;\r\nF_8 ( 0 ) ;\r\nreturn V_6 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_10 ( T_1 * V_1 , int V_2 , int V_3 , int V_9 )\r\n{ int V_4 ;\r\nV_4 = V_3 + V_7 [ V_2 ] ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 :\r\ncase 1 : F_2 ( V_4 ) ;\r\nF_3 ( 2 ) ;\r\nF_2 ( V_9 ) ;\r\nF_11 () ; F_3 ( 4 ) ; F_3 ( 1 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 : F_2 ( V_4 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ;\r\nF_2 ( V_9 ) ; F_8 ( 1 ) ; F_8 ( 3 ) ; F_8 ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_12 ( T_1 * V_1 , char * V_10 , int V_11 )\r\n{ int V_12 ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_13 ( 4 , 0x40 ) ;\r\nF_2 ( 0x40 ) ; F_3 ( 2 ) ; F_3 ( 1 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) { F_2 ( V_10 [ V_12 ] ) ; F_3 ( 4 ) ; }\r\nF_13 ( 4 , 0 ) ;\r\nbreak;\r\ncase 1 : F_13 ( 4 , 0x50 ) ;\r\nF_2 ( 0x40 ) ; F_3 ( 2 ) ; F_3 ( 1 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) { F_2 ( V_10 [ V_12 ] ) ; F_3 ( 4 ) ; }\r\nF_13 ( 4 , 0x10 ) ;\r\nbreak;\r\ncase 2 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 1 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) F_14 ( V_10 [ V_12 ] ) ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\ncase 3 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 1 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 / 2 ; V_12 ++ ) F_15 ( ( ( V_13 * ) V_10 ) [ V_12 ] ) ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\ncase 4 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 1 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 / 4 ; V_12 ++ ) F_16 ( ( ( V_14 * ) V_10 ) [ V_12 ] ) ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_17 ( T_1 * V_1 , char * V_10 , int V_11 )\r\n{ int V_12 , V_5 , V_6 ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_13 ( 4 , 0x40 ) ;\r\nF_2 ( 0x40 ) ; F_3 ( 2 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) {\r\nF_3 ( 4 ) ; V_5 = F_4 () ;\r\nF_3 ( 4 ) ; V_6 = F_4 () ;\r\nV_10 [ V_12 ] = F_5 ( V_5 , V_6 ) ;\r\n}\r\nF_13 ( 4 , 0 ) ;\r\nbreak;\r\ncase 1 : F_13 ( 4 , 0x50 ) ;\r\nF_2 ( 0x40 ) ; F_3 ( 2 ) ; F_3 ( 0x20 ) ;\r\nfor( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) { F_3 ( 4 ) ; V_10 [ V_12 ] = F_7 () ; }\r\nF_3 ( 1 ) ; F_3 ( 0x20 ) ;\r\nF_13 ( 4 , 0x10 ) ;\r\nbreak;\r\ncase 2 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 0x20 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 ; V_12 ++ ) V_10 [ V_12 ] = F_9 () ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\ncase 3 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 0x20 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 / 2 ; V_12 ++ ) ( ( V_13 * ) V_10 ) [ V_12 ] = F_18 () ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\ncase 4 : F_13 ( 4 , 0x48 ) ;\r\nF_2 ( 0x40 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ; F_8 ( 0x20 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_11 / 4 ; V_12 ++ ) ( ( V_14 * ) V_10 ) [ V_12 ] = F_19 () ;\r\nF_8 ( 0 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic int F_20 ( T_1 * V_1 )\r\n{ int V_15 , V_16 , V_17 , V_18 ;\r\nint V_19 , V_20 ;\r\nV_18 = V_1 -> V_21 ;\r\nV_20 = 0 ;\r\nF_8 ( 4 ) ; F_8 ( 0xe ) ; F_21 () ; F_3 ( 2 ) ;\r\nV_15 = F_4 () & 0xf8 ;\r\nV_16 = F_7 () ;\r\nF_2 ( 255 - V_18 ) ; F_8 ( 4 ) ; F_2 ( V_18 ) ;\r\nF_3 ( 8 ) ; F_3 ( 8 ) ; F_3 ( 8 ) ;\r\nF_3 ( 2 ) ; V_19 = F_4 () & 0xf8 ;\r\nV_17 = ( ( V_18 % 8 ) == 7 ) ;\r\nif ( ( V_17 ) || ( V_19 != V_15 ) ) { F_3 ( 2 ) ; V_20 = F_4 () & 0xf8 ; }\r\nif ( ( V_19 == V_15 ) && ( ( ! V_17 ) || ( V_20 == V_15 ) ) ) {\r\nF_8 ( 0x4c ) ; F_2 ( V_16 ) ;\r\nreturn 0 ;\r\n}\r\nF_3 ( 8 ) ; F_2 ( 0 ) ; F_3 ( 2 ) ; F_8 ( 0x4c ) ; F_2 ( V_16 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_22 ( T_1 * V_1 )\r\n{ V_1 -> V_22 = F_7 () ;\r\nF_2 ( 0xff - V_1 -> V_21 ) ; F_8 ( 4 ) ; F_2 ( V_1 -> V_21 ) ;\r\nF_3 ( 8 ) ; F_3 ( 8 ) ; F_3 ( 8 ) ;\r\nF_3 ( 2 ) ; F_3 ( 2 ) ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_3 ( 8 ) ; F_13 ( 4 , 0 ) ;\r\nbreak;\r\ncase 1 : F_3 ( 8 ) ; F_13 ( 4 , 0x10 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 : F_8 ( 0 ) ; F_13 ( 4 , 8 ) ;\r\nbreak;\r\n}\r\nF_13 ( 5 , 8 ) ;\r\nif ( V_1 -> V_23 == V_24 ) {\r\nF_13 ( 0x46 , 0x10 ) ;\r\nF_13 ( 0x4c , 0x38 ) ;\r\nF_13 ( 0x4d , 0x88 ) ;\r\nF_13 ( 0x46 , 0xa0 ) ;\r\nF_13 ( 0x41 , 0 ) ;\r\nF_13 ( 0x4e , 8 ) ;\r\n}\r\n}\r\nstatic void F_23 ( T_1 * V_1 )\r\n{ F_2 ( 0 ) ;\r\nif ( V_1 -> V_8 >= 2 ) { F_8 ( 9 ) ; F_8 ( 0 ) ; } else F_3 ( 2 ) ;\r\nF_8 ( 0x4c ) ; F_2 ( V_1 -> V_22 ) ;\r\n}\r\nstatic void F_24 ( T_1 * V_1 )\r\n{ V_1 -> V_22 = F_7 () ;\r\nF_2 ( 0xff - V_1 -> V_21 ) ; F_8 ( 4 ) ; F_2 ( V_1 -> V_21 ) ;\r\nF_3 ( 8 ) ; F_3 ( 8 ) ; F_3 ( 8 ) ;\r\nF_3 ( 2 ) ; F_3 ( 2 ) ;\r\nF_8 ( 0 ) ;\r\nF_2 ( 4 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ;\r\nF_2 ( 0 ) ; F_8 ( 1 ) ; F_8 ( 3 ) ; F_8 ( 0 ) ;\r\nF_2 ( 0 ) ; F_8 ( 9 ) ; F_8 ( 0 ) ;\r\nF_8 ( 0x4c ) ; F_2 ( V_1 -> V_22 ) ;\r\n}\r\nstatic int F_25 ( T_1 * V_1 , char * V_25 , int V_26 )\r\n{ int V_12 , V_27 , V_5 , V_6 , V_28 ;\r\nchar V_10 [ V_29 ] ;\r\nF_24 ( V_1 ) ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 0 : F_22 ( V_1 ) ;\r\nF_13 ( 0x13 , 0x7f ) ;\r\nF_2 ( 0x13 ) ; F_3 ( 2 ) ;\r\nfor( V_12 = 0 ; V_12 < V_29 ; V_12 ++ ) {\r\nF_3 ( 4 ) ; V_5 = F_4 () ;\r\nF_3 ( 4 ) ; V_6 = F_4 () ;\r\nV_10 [ V_12 ] = F_5 ( V_5 , V_6 ) ;\r\n}\r\nF_23 ( V_1 ) ;\r\nbreak;\r\ncase 1 : F_22 ( V_1 ) ;\r\nF_13 ( 0x13 , 0x7f ) ;\r\nF_2 ( 0x13 ) ; F_3 ( 2 ) ; F_3 ( 0x20 ) ;\r\nfor( V_12 = 0 ; V_12 < V_29 ; V_12 ++ ) { F_3 ( 4 ) ; V_10 [ V_12 ] = F_7 () ; }\r\nF_3 ( 1 ) ; F_3 ( 0x20 ) ;\r\nF_23 ( V_1 ) ;\r\nbreak;\r\ncase 2 :\r\ncase 3 :\r\ncase 4 : V_28 = V_1 -> V_8 ;\r\nV_1 -> V_8 = 0 ;\r\nF_22 ( V_1 ) ;\r\nF_13 ( 7 , 3 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nF_23 ( V_1 ) ;\r\nV_1 -> V_8 = V_28 ;\r\nF_22 ( V_1 ) ;\r\nF_2 ( 0x13 ) ; F_8 ( 9 ) ; F_8 ( 1 ) ; F_2 ( 0 ) ; F_8 ( 3 ) ; F_8 ( 0 ) ; F_8 ( 0xe0 ) ;\r\nswitch ( V_1 -> V_8 ) {\r\ncase 2 : for ( V_12 = 0 ; V_12 < V_29 ; V_12 ++ ) V_10 [ V_12 ] = F_9 () ;\r\nbreak;\r\ncase 3 : for ( V_12 = 0 ; V_12 < V_29 / 2 ; V_12 ++ ) ( ( V_13 * ) V_10 ) [ V_12 ] = F_18 () ;\r\nbreak;\r\ncase 4 : for ( V_12 = 0 ; V_12 < V_29 / 4 ; V_12 ++ ) ( ( V_14 * ) V_10 ) [ V_12 ] = F_19 () ;\r\nbreak;\r\n}\r\nF_8 ( 0 ) ;\r\nF_13 ( 7 , 0 ) ;\r\nF_23 ( V_1 ) ;\r\nbreak;\r\n}\r\nif ( V_26 ) {\r\nF_26 ( L_1 ,\r\nV_1 -> V_30 , V_1 -> V_31 , V_1 -> V_21 , V_1 -> V_8 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_29 ; V_12 ++ ) F_26 ( L_2 , V_10 [ V_12 ] ) ;\r\nF_26 ( L_3 ) ;\r\n}\r\nV_27 = 0 ;\r\nfor ( V_12 = 0 ; V_12 < V_29 ; V_12 ++ ) if ( V_10 [ V_12 ] != ( V_12 + 1 ) ) V_27 ++ ;\r\nreturn V_27 ;\r\n}\r\nstatic void F_27 ( T_1 * V_1 , char * V_10 )\r\n{ int V_12 , V_32 , V_33 , V_34 , V_35 , V_36 , V_37 , V_28 , V_38 ;\r\nF_24 ( V_1 ) ;\r\nV_28 = V_1 -> V_8 ; V_38 = V_1 -> V_39 ;\r\nV_1 -> V_8 = 0 ; V_1 -> V_39 = 6 ;\r\nF_22 ( V_1 ) ;\r\nV_34 = 0 ;\r\nF_13 ( 4 , 0 ) ;\r\nfor ( V_12 = 0 ; V_12 < 64 ; V_12 ++ ) {\r\nF_13 ( 6 , 8 ) ;\r\nF_13 ( 6 , 0xc ) ;\r\nV_35 = 0x100 ;\r\nfor ( V_33 = 0 ; V_33 < 9 ; V_33 ++ ) {\r\nV_37 = ( ( ( V_12 + 0x180 ) & V_35 ) != 0 ) * 2 ;\r\nF_13 ( 6 , V_37 + 0xc ) ;\r\nF_13 ( 6 , V_37 + 0xd ) ;\r\nF_13 ( 6 , V_37 + 0xc ) ;\r\nV_35 = ( V_35 >> 1 ) ;\r\n}\r\nfor ( V_32 = 0 ; V_32 < 2 ; V_32 ++ ) {\r\nV_36 = 0 ;\r\nfor ( V_33 = 0 ; V_33 < 8 ; V_33 ++ ) {\r\nF_13 ( 6 , 0xc ) ;\r\nF_13 ( 6 , 0xd ) ;\r\nF_13 ( 6 , 0xc ) ;\r\nV_37 = F_28 ( 0 ) ;\r\nV_36 = 2 * V_36 + ( V_37 == 0x84 ) ;\r\n}\r\nV_10 [ 2 * V_12 + 1 - V_32 ] = V_36 ;\r\n}\r\n}\r\nF_13 ( 6 , 8 ) ;\r\nF_13 ( 6 , 0 ) ;\r\nF_13 ( 5 , 8 ) ;\r\nF_23 ( V_1 ) ;\r\nif ( V_28 >= 2 ) {\r\nF_22 ( V_1 ) ;\r\nF_13 ( 7 , 3 ) ;\r\nF_13 ( 4 , 8 ) ;\r\nF_23 ( V_1 ) ;\r\n}\r\nV_1 -> V_8 = V_28 ; V_1 -> V_39 = V_38 ;\r\n}\r\nstatic int F_29 ( T_1 * V_1 )\r\n{ int V_12 , V_4 , V_40 ;\r\nF_8 ( 0x2c ) ; V_12 = F_7 () ; F_2 ( 255 - V_12 ) ; V_4 = F_7 () ; F_2 ( V_12 ) ;\r\nV_40 = - 1 ;\r\nif ( V_4 == V_12 ) V_40 = 2 ;\r\nif ( V_4 == ( 255 - V_12 ) ) V_40 = 0 ;\r\nF_8 ( 0xc ) ; V_12 = F_7 () ; F_2 ( 255 - V_12 ) ; V_4 = F_7 () ; F_2 ( V_12 ) ;\r\nif ( V_4 != ( 255 - V_12 ) ) V_40 = - 1 ;\r\nif ( V_40 == 0 ) { F_8 ( 6 ) ; F_8 ( 0xc ) ; V_4 = F_7 () ; F_2 ( 0xaa ) ; F_2 ( V_4 ) ; F_2 ( 0xaa ) ; }\r\nif ( V_40 == 2 ) { F_8 ( 0x26 ) ; F_8 ( 0xc ) ; }\r\nif ( V_40 == - 1 ) return 0 ;\r\nreturn 5 ;\r\n}\r\nstatic void F_30 ( T_1 * V_1 , char * V_25 , int V_26 )\r\n{ char * V_41 [ 5 ] = { L_4 , L_5 , L_6 ,\r\nL_7 , L_8 } ;\r\n#ifdef F_31\r\nint V_12 ;\r\n#endif\r\nF_27 ( V_1 , V_25 ) ;\r\n#ifdef F_31\r\nif ( V_26 ) {\r\nfor( V_12 = 0 ; V_12 < 128 ; V_12 ++ )\r\nif ( ( V_25 [ V_12 ] < ' ' ) || ( V_25 [ V_12 ] > '~' ) )\r\nV_25 [ V_12 ] = '.' ;\r\nF_26 ( L_9 , V_1 -> V_30 , V_25 ) ;\r\nF_26 ( L_10 , V_1 -> V_30 , & V_25 [ 64 ] ) ;\r\n}\r\n#endif\r\nF_26 ( L_11 ,\r\nV_1 -> V_30 , V_42 , & V_25 [ 110 ] , V_1 -> V_21 ) ;\r\nF_26 ( L_12 , V_1 -> V_31 ,\r\nV_1 -> V_8 , V_41 [ V_1 -> V_8 ] , V_1 -> V_39 ) ;\r\n}\r\nstatic int T_2 F_32 ( void )\r\n{\r\nreturn F_33 ( & V_43 ) ;\r\n}\r\nstatic void T_3 F_34 ( void )\r\n{\r\nF_35 ( & V_43 ) ;\r\n}
