# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../linked_list.srcs/sources_1/new/LRU_Types.vhd" \
"../../../../linked_list.srcs/sources_1/new/LRU_Cache_16.vhd" \
"../../../../linked_list.srcs/sources_1/new/tb_LRU_Cache_16.vhd" \

# Do not sort compile order
nosort
