{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.521574,
	"cts__clock__skew__setup__pre_repair": 1.04938,
	"cts__clock__skew__hold__pre_repair": 1.87925,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.712789,
	"cts__timing__drv__max_slew__pre_repair": 4,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.7445,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 10,
	"cts__timing__drv__max_fanout__pre_repair": 527,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1291,
	"cts__power__internal__total__pre_repair": 0.041225,
	"cts__power__switching__total__pre_repair": 0.0450536,
	"cts__power__leakage__total__pre_repair": 3.00057e-07,
	"cts__power__total__pre_repair": 0.0862789,
	"cts__design__io__pre_repair": 141,
	"cts__design__die__area__pre_repair": 1.02784e+07,
	"cts__design__core__area__pre_repair": 1.01434e+07,
	"cts__design__instance__count__pre_repair": 152234,
	"cts__design__instance__area__pre_repair": 4.78562e+06,
	"cts__design__instance__count__stdcell__pre_repair": 152228,
	"cts__design__instance__area__stdcell__pre_repair": 859141,
	"cts__design__instance__count__macros__pre_repair": 6,
	"cts__design__instance__area__macros__pre_repair": 3.92647e+06,
	"cts__design__instance__utilization__pre_repair": 0.471796,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.138194,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.521574,
	"cts__clock__skew__setup__post_repair": 0.918483,
	"cts__clock__skew__hold__post_repair": 1.27149,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0616716,
	"cts__timing__drv__max_slew__post_repair": 2,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0801047,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 10,
	"cts__timing__drv__max_fanout__post_repair": 527,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 948,
	"cts__power__internal__total__post_repair": 0.0412371,
	"cts__power__switching__total__post_repair": 0.0451325,
	"cts__power__leakage__total__post_repair": 3.0007e-07,
	"cts__power__total__post_repair": 0.0863699,
	"cts__design__io__post_repair": 141,
	"cts__design__die__area__post_repair": 1.02784e+07,
	"cts__design__core__area__post_repair": 1.01434e+07,
	"cts__design__instance__count__post_repair": 152235,
	"cts__design__instance__area__post_repair": 4.78564e+06,
	"cts__design__instance__count__stdcell__post_repair": 152229,
	"cts__design__instance__area__stdcell__post_repair": 859169,
	"cts__design__instance__count__macros__post_repair": 6,
	"cts__design__instance__area__macros__post_repair": 3.92647e+06,
	"cts__design__instance__utilization__post_repair": 0.471798,
	"cts__design__instance__utilization__stdcell__post_repair": 0.138198,
	"cts__design__instance__displacement__total": 2790.71,
	"cts__design__instance__displacement__mean": 0.018,
	"cts__design__instance__displacement__max": 214.378,
	"cts__route__wirelength__estimated": 6.41298e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 3924,
	"cts__design__instance__displacement__total": 25079.3,
	"cts__design__instance__displacement__mean": 0.16,
	"cts__design__instance__displacement__max": 352.821,
	"cts__route__wirelength__estimated": 6.56789e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.52637,
	"cts__clock__skew__setup": 0.919764,
	"cts__clock__skew__hold": 1.2629,
	"cts__timing__drv__max_slew_limit": -0.0627743,
	"cts__timing__drv__max_slew": 2,
	"cts__timing__drv__max_cap_limit": -0.0812344,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 10,
	"cts__timing__drv__max_fanout": 527,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0418154,
	"cts__power__switching__total": 0.0447425,
	"cts__power__leakage__total": 3.16791e-07,
	"cts__power__total": 0.0865582,
	"cts__design__io": 141,
	"cts__design__die__area": 1.02784e+07,
	"cts__design__core__area": 1.01434e+07,
	"cts__design__instance__count": 156159,
	"cts__design__instance__area": 4.82555e+06,
	"cts__design__instance__count__stdcell": 156153,
	"cts__design__instance__area__stdcell": 899077,
	"cts__design__instance__count__macros": 6,
	"cts__design__instance__area__macros": 3.92647e+06,
	"cts__design__instance__utilization": 0.475733,
	"cts__design__instance__utilization__stdcell": 0.144617
}