<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: event conditional
rc: 0 (means success: 1)
should_fail: 0
tags: 9.4.2.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-9
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-9/9.4.2.3--event_conditional.sv.html" target="file-frame">tests/chapter-9/9.4.2.3--event_conditional.sv</a>
time_elapsed: 0.004s
ram usage: 9752 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/chapter-9 -e block_tb <a href="../../../tests/chapter-9/9.4.2.3--event_conditional.sv.html" target="file-frame">tests/chapter-9/9.4.2.3--event_conditional.sv</a>
proc %block_tb.always.229.0 (i32$ %clk, i32$ %en, i32$ %a) -&gt; (i1$ %y) {
init:
    %clk1 = prb i32$ %clk
    wait %check, %clk
check:
    %clk2 = prb i32$ %clk
    %0 = const i32 0
    %1 = eq i32 %clk1, %0
    %2 = neq i32 %clk2, %0
    %posedge = and i1 %1, %2
    %en1 = prb i32$ %en
    %3 = const i32 1
    %4 = eq i32 %en1, %3
    %iff = and i1 %posedge, %4
    br %iff, %init, %event
event:
    %a1 = prb i32$ %a
    %5 = exts i1, i32 %a1, 0, 1
    %6 = const time 0s 1d
    drv i1$ %y, %5, %6
    br %init
}

entity @block_tb () -&gt; () {
    %0 = const i32 0
    %clk = sig i32 %0
    %en = sig i32 %0
    %a = sig i32 %0
    %1 = const i1 0
    %y = sig i1 %1
    inst %block_tb.always.229.0 (i32$ %clk, i32$ %en, i32$ %a) -&gt; (i1$ %y)
    halt
}

</pre>
</body>