{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716856759702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716856759702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 12:39:19 2024 " "Processing started: Tue May 28 12:39:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716856759702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856759702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856759702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716856760073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716856760073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-beh " "Found design unit 1: clock_divider-beh" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764844 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764847 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764849 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764851 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_controller-beh " "Found design unit 1: mode_controller-beh" {  } { { "mode_controller.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mode_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764853 ""} { "Info" "ISGN_ENTITY_NAME" "1 mode_controller " "Found entity 1: mode_controller" {  } { { "mode_controller.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mode_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc " "Found design unit 1: LFSR-arc" {  } { { "LFSR.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764856 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flappybird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlappyBird-arc " "Found design unit 1: FlappyBird-arc" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764858 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-arc " "Found design unit 1: pipes-arc" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764860 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behavior " "Found design unit 1: bird-behavior" {  } { { "bird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/bird.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764862 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/bird.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764864 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-arc " "Found design unit 1: collision-arc" {  } { { "collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/collision.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764869 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_handle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_handle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_handle-arc " "Found design unit 1: enable_handle-arc" {  } { { "enable_handle.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/enable_handle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764871 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_handle " "Found entity 1: enable_handle" {  } { { "enable_handle.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/enable_handle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_setter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_setter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_setter-arc " "Found design unit 1: text_setter-arc" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764873 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_setter " "Found entity 1: text_setter" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764875 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_check-beh " "Found design unit 1: score_check-beh" {  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764878 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_check " "Found entity 1: score_check" {  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hold_collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hold_collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hold_collision-arc " "Found design unit 1: hold_collision-arc" {  } { { "hold_collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/hold_collision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764880 ""} { "Info" "ISGN_ENTITY_NAME" "1 hold_collision " "Found entity 1: hold_collision" {  } { { "hold_collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/hold_collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lives.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives-arc " "Found design unit 1: lives-arc" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764882 ""} { "Info" "ISGN_ENTITY_NAME" "1 lives " "Found entity 1: lives" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levels.vhd 2 1 " "Found 2 design units, including 1 entities, in source file levels.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 levels-arc " "Found design unit 1: levels-arc" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764884 ""} { "Info" "ISGN_ENTITY_NAME" "1 levels " "Found entity 1: levels" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powerups.vhd 2 1 " "Found 2 design units, including 1 entities, in source file powerups.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerups-arc " "Found design unit 1: powerups-arc" {  } { { "powerups.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/powerups.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764886 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerups " "Found entity 1: powerups" {  } { { "powerups.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/powerups.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856764886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBird " "Elaborating entity \"FlappyBird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716856764953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_unused FlappyBird.vhd(177) " "Verilog HDL or VHDL warning at FlappyBird.vhd(177): object \"pll_unused\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_pipes FlappyBird.vhd(181) " "Verilog HDL or VHDL warning at FlappyBird.vhd(181): object \"red_pipes\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_powerup FlappyBird.vhd(182) " "Verilog HDL or VHDL warning at FlappyBird.vhd(182): object \"green_powerup\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_powerup FlappyBird.vhd(182) " "Verilog HDL or VHDL warning at FlappyBird.vhd(182): object \"blue_powerup\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_bird FlappyBird.vhd(183) " "Verilog HDL or VHDL warning at FlappyBird.vhd(183): object \"green_bird\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_bird FlappyBird.vhd(183) " "Verilog HDL or VHDL warning at FlappyBird.vhd(183): object \"blue_bird\" assigned a value but never read" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..7\] FlappyBird.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[8..7\]\" at FlappyBird.vhd(12)" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..4\] FlappyBird.vhd(12) " "Using initial value X (don't care) for net \"LEDR\[5..4\]\" at FlappyBird.vhd(12)" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "VGA_R\[2..0\] FlappyBird.vhd(14) " "Using initial value X (don't care) for net \"VGA_R\[2..0\]\" at FlappyBird.vhd(14)" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "VGA_G\[2..0\] FlappyBird.vhd(14) " "Using initial value X (don't care) for net \"VGA_G\[2..0\]\" at FlappyBird.vhd(14)" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "VGA_B\[2..0\] FlappyBird.vhd(14) " "Using initial value X (don't care) for net \"VGA_B\[2..0\]\" at FlappyBird.vhd(14)" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764954 "|FlappyBird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:vga " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:vga\"" {  } { { "FlappyBird.vhd" "vga" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:divider " "Elaborating entity \"pll\" for hierarchy \"pll:divider\"" {  } { { "FlappyBird.vhd" "divider" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:divider\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:divider\|pll_0002:pll_inst\"" {  } { { "pll.vhd" "pll_inst" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764978 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716856764981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856764981 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856764981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe1 " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe1\"" {  } { { "FlappyBird.vhd" "pipe1" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764983 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_width pipes.vhd(36) " "VHDL Signal Declaration warning at pipes.vhd(36): used explicit default value for signal \"pipe_width\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom pipes.vhd(46) " "VHDL Signal Declaration warning at pipes.vhd(46): used explicit default value for signal \"bottom\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level pipes.vhd(207) " "VHDL Process Statement warning at pipes.vhd(207): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level pipes.vhd(210) " "VHDL Process Statement warning at pipes.vhd(210): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode pipes.vhd(210) " "VHDL Process Statement warning at pipes.vhd(210): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level pipes.vhd(213) " "VHDL Process Statement warning at pipes.vhd(213): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode pipes.vhd(213) " "VHDL Process Statement warning at pipes.vhd(213): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_gap pipes.vhd(205) " "VHDL Process Statement warning at pipes.vhd(205): inferring latch(es) for signal or variable \"pipe_gap\", which holds its previous value in one or more paths through the process" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_x_motion pipes.vhd(205) " "VHDL Process Statement warning at pipes.vhd(205): inferring latch(es) for signal or variable \"pipe_x_motion\", which holds its previous value in one or more paths through the process" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[0\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[0\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[1\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[1\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[2\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[2\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[3\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[3\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[4\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[4\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[5\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[5\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[6\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[6\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[7\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[7\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[8\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[8\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764984 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_x_motion\[9\] pipes.vhd(205) " "Inferred latch for \"pipe_x_motion\[9\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[0\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[0\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[1\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[1\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[2\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[2\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[3\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[3\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[4\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[4\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[5\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[5\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[6\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[6\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[7\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[7\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[8\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[8\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_gap\[9\] pipes.vhd(205) " "Inferred latch for \"pipe_gap\[9\]\" at pipes.vhd(205)" {  } { { "pipes.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/pipes.vhd" 205 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856764985 "|FlappyBird|pipes:pipe1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:avatar " "Elaborating entity \"bird\" for hierarchy \"bird:avatar\"" {  } { { "FlappyBird.vhd" "avatar" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764986 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size bird.vhd(25) " "VHDL Signal Declaration warning at bird.vhd(25): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "bird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/bird.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716856764986 "|FlappyBird|bird:avatar"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(27) " "VHDL Signal Declaration warning at bird.vhd(27): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "bird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/bird.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716856764986 "|FlappyBird|bird:avatar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:l " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:l\"" {  } { { "FlappyBird.vhd" "l" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(24) " "Verilog HDL or VHDL warning at mouse.vhd(24): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856764988 "|FlappyBird|MOUSE:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(150) " "VHDL Process Statement warning at mouse.vhd(150): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764988 "|FlappyBird|MOUSE:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(154) " "VHDL Process Statement warning at mouse.vhd(154): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764988 "|FlappyBird|MOUSE:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764988 "|FlappyBird|MOUSE:l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856764988 "|FlappyBird|MOUSE:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:c " "Elaborating entity \"collision\" for hierarchy \"collision:c\"" {  } { { "FlappyBird.vhd" "c" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_handle enable_handle:e " "Elaborating entity \"enable_handle\" for hierarchy \"enable_handle:e\"" {  } { { "FlappyBird.vhd" "e" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:ch " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:ch\"" {  } { { "FlappyBird.vhd" "ch" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856764992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:ch\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:ch\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:ch\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:ch\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:ch\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:ch\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765024 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856765024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:ch\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:ch\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_setter text_setter:t " "Elaborating entity \"text_setter\" for hierarchy \"text_setter:t\"" {  } { { "FlappyBird.vhd" "t" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_check score_check:sc " "Elaborating entity \"score_check\" for hierarchy \"score_check:sc\"" {  } { { "FlappyBird.vhd" "sc" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:rand_bit_gen " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:rand_bit_gen\"" {  } { { "FlappyBird.vhd" "rand_bit_gen" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:tens_conv " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:tens_conv\"" {  } { { "FlappyBird.vhd" "tens_conv" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_controller mode_controller:controller " "Elaborating entity \"mode_controller\" for hierarchy \"mode_controller:controller\"" {  } { { "FlappyBird.vhd" "controller" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hold_collision hold_collision:collision_handle " "Elaborating entity \"hold_collision\" for hierarchy \"hold_collision:collision_handle\"" {  } { { "FlappyBird.vhd" "collision_handle" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_collide hold_collision.vhd(14) " "Verilog HDL or VHDL warning at hold_collision.vhd(14): object \"prev_collide\" assigned a value but never read" {  } { { "hold_collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/hold_collision.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716856765102 "|FlappyBird|hold_collision:collision_handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives lives:lives_count " "Elaborating entity \"lives\" for hierarchy \"lives:lives_count\"" {  } { { "FlappyBird.vhd" "lives_count" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count lives.vhd(25) " "VHDL Process Statement warning at lives.vhd(25): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] lives.vhd(25) " "Inferred latch for \"count\[0\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] lives.vhd(25) " "Inferred latch for \"count\[1\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] lives.vhd(25) " "Inferred latch for \"count\[2\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] lives.vhd(25) " "Inferred latch for \"count\[3\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] lives.vhd(25) " "Inferred latch for \"count\[4\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] lives.vhd(25) " "Inferred latch for \"count\[5\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] lives.vhd(25) " "Inferred latch for \"count\[6\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] lives.vhd(25) " "Inferred latch for \"count\[7\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] lives.vhd(25) " "Inferred latch for \"count\[8\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] lives.vhd(25) " "Inferred latch for \"count\[9\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] lives.vhd(25) " "Inferred latch for \"count\[10\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] lives.vhd(25) " "Inferred latch for \"count\[11\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] lives.vhd(25) " "Inferred latch for \"count\[12\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] lives.vhd(25) " "Inferred latch for \"count\[13\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] lives.vhd(25) " "Inferred latch for \"count\[14\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] lives.vhd(25) " "Inferred latch for \"count\[15\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] lives.vhd(25) " "Inferred latch for \"count\[16\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] lives.vhd(25) " "Inferred latch for \"count\[17\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] lives.vhd(25) " "Inferred latch for \"count\[18\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] lives.vhd(25) " "Inferred latch for \"count\[19\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] lives.vhd(25) " "Inferred latch for \"count\[20\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] lives.vhd(25) " "Inferred latch for \"count\[21\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765105 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] lives.vhd(25) " "Inferred latch for \"count\[22\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] lives.vhd(25) " "Inferred latch for \"count\[23\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] lives.vhd(25) " "Inferred latch for \"count\[24\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] lives.vhd(25) " "Inferred latch for \"count\[25\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] lives.vhd(25) " "Inferred latch for \"count\[26\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] lives.vhd(25) " "Inferred latch for \"count\[27\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] lives.vhd(25) " "Inferred latch for \"count\[28\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] lives.vhd(25) " "Inferred latch for \"count\[29\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] lives.vhd(25) " "Inferred latch for \"count\[30\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] lives.vhd(25) " "Inferred latch for \"count\[31\]\" at lives.vhd(25)" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765106 "|FlappyBird|lives:lives_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levels levels:level_set " "Elaborating entity \"levels\" for hierarchy \"levels:level_set\"" {  } { { "FlappyBird.vhd" "level_set" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_on levels.vhd(27) " "VHDL Process Statement warning at levels.vhd(27): signal \"game_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_on levels.vhd(29) " "VHDL Process Statement warning at levels.vhd(29): signal \"game_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_on levels.vhd(31) " "VHDL Process Statement warning at levels.vhd(31): signal \"game_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "level levels.vhd(24) " "VHDL Process Statement warning at levels.vhd(24): inferring latch(es) for signal or variable \"level\", which holds its previous value in one or more paths through the process" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[0\] levels.vhd(24) " "Inferred latch for \"level\[0\]\" at levels.vhd(24)" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level\[1\] levels.vhd(24) " "Inferred latch for \"level\[1\]\" at levels.vhd(24)" {  } { { "levels.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/levels.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765107 "|FlappyBird|levels:level_set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "powerups powerups:special " "Elaborating entity \"powerups\" for hierarchy \"powerups:special\"" {  } { { "FlappyBird.vhd" "special" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765108 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size powerups.vhd(21) " "VHDL Signal Declaration warning at powerups.vhd(21): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "powerups.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/powerups.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716856765109 "|FlappyBird|powerups:special"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_check:sc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_check:sc\|Mod0\"" {  } { { "score_check.vhd" "Mod0" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_check:sc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_check:sc\|Div0\"" {  } { { "score_check.vhd" "Div0" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_setter:t\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_setter:t\|Mod0\"" {  } { { "text_setter.vhd" "Mod0" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_setter:t\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_setter:t\|Div0\"" {  } { { "text_setter.vhd" "Div0" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_setter:t\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_setter:t\|Mod1\"" {  } { { "text_setter.vhd" "Mod1" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "text_setter:t\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"text_setter:t\|Div1\"" {  } { { "text_setter.vhd" "Div1" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856765768 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716856765768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_check:sc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_check:sc\|lpm_divide:Mod0\"" {  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_check:sc\|lpm_divide:Mod0 " "Instantiated megafunction \"score_check:sc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765801 ""}  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856765801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_check:sc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_check:sc\|lpm_divide:Div0\"" {  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856765915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_check:sc\|lpm_divide:Div0 " "Instantiated megafunction \"score_check:sc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856765915 ""}  } { { "score_check.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/score_check.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856765915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856765984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856765984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_setter:t\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"text_setter:t\|lpm_divide:Mod0\"" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856766014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_setter:t\|lpm_divide:Mod0 " "Instantiated megafunction \"text_setter:t\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766014 ""}  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856766014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_setter:t\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"text_setter:t\|lpm_divide:Div0\"" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856766072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_setter:t\|lpm_divide:Div0 " "Instantiated megafunction \"text_setter:t\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766073 ""}  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856766073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_setter:t\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"text_setter:t\|lpm_divide:Mod1\"" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856766134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_setter:t\|lpm_divide:Mod1 " "Instantiated megafunction \"text_setter:t\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766134 ""}  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856766134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_a2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_0te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_setter:t\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"text_setter:t\|lpm_divide:Div1\"" {  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856766198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_setter:t\|lpm_divide:Div1 " "Instantiated megafunction \"text_setter:t\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716856766198 ""}  } { { "text_setter.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/text_setter.vhd" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716856766198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716856766252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856766252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lives:lives_count\|count\[0\] " "Latch lives:lives_count\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hold_collision:collision_handle2\|collide2 " "Ports D and ENA on the latch are fed by the same signal hold_collision:collision_handle2\|collide2" {  } { { "hold_collision.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/hold_collision.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716856766522 ""}  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716856766522 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/mouse.vhd" 145 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716856766525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716856766525 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[5\] lives:lives_count\|lives_count\[5\]~_emulated lives:lives_count\|lives_count\[5\]~1 " "Register \"lives:lives_count\|lives_count\[5\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[5\]~_emulated\" and latch \"lives:lives_count\|lives_count\[5\]~1\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[4\] lives:lives_count\|lives_count\[4\]~_emulated lives:lives_count\|lives_count\[4\]~5 " "Register \"lives:lives_count\|lives_count\[4\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[4\]~_emulated\" and latch \"lives:lives_count\|lives_count\[4\]~5\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[3\] lives:lives_count\|lives_count\[3\]~_emulated lives:lives_count\|lives_count\[3\]~9 " "Register \"lives:lives_count\|lives_count\[3\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[3\]~_emulated\" and latch \"lives:lives_count\|lives_count\[3\]~9\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[2\] lives:lives_count\|lives_count\[2\]~_emulated lives:lives_count\|lives_count\[2\]~13 " "Register \"lives:lives_count\|lives_count\[2\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[2\]~_emulated\" and latch \"lives:lives_count\|lives_count\[2\]~13\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[1\] lives:lives_count\|lives_count\[1\]~_emulated lives:lives_count\|lives_count\[1\]~17 " "Register \"lives:lives_count\|lives_count\[1\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[1\]~_emulated\" and latch \"lives:lives_count\|lives_count\[1\]~17\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "lives:lives_count\|lives_count\[0\] lives:lives_count\|lives_count\[0\]~_emulated lives:lives_count\|lives_count\[0\]~21 " "Register \"lives:lives_count\|lives_count\[0\]\" is converted into an equivalent circuit using register \"lives:lives_count\|lives_count\[0\]~_emulated\" and latch \"lives:lives_count\|lives_count\[0\]~21\"" {  } { { "lives.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/lives.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1716856766525 "|FlappyBird|lives:lives_count|lives_count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1716856766525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716856768555 "|FlappyBird|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716856768555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716856768623 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716856769489 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716856769489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716856769674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716856769674 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:divider\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716856769724 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716856769724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FlappyBird.vhd" "" { Text "C:/Users/lshi790/Downloads/Retry 3.0/Compsys305-Mini-Project/FlappyBird.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716856769778 "|FlappyBird|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716856769778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1628 " "Implemented 1628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1554 " "Implemented 1554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716856769781 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716856769781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716856769781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716856769807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 12:39:29 2024 " "Processing ended: Tue May 28 12:39:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716856769807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716856769807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716856769807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716856769807 ""}
