# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Mips_CPU.srcs/sources_1/new/PCadd4.v" \
"../../../../Mips_CPU.srcs/sources_1/new/alu.v" \
"../../../../Mips_CPU.srcs/sources_1/new/ctrl.v" \
"../../../../Mips_CPU.srcs/sources_1/new/dm.v" \
"../../../../Mips_CPU.srcs/sources_1/new/extend.v" \
"../../../../Mips_CPU.srcs/sources_1/new/im.v" \
"../../../../Mips_CPU.srcs/sources_1/new/mips.v" \
"../../../../Mips_CPU.srcs/sources_1/new/mux.v" \
"../../../../Mips_CPU.srcs/sources_1/new/pc.v" \
"../../../../Mips_CPU.srcs/sources_1/new/registerfile.v" \
"../../../../Mips_CPU.srcs/sources_1/new/shifter.v" \
"../../../../Mips_CPU.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
