# Tiny Tapeout project information
project:
  title: "uart_sha"
  author:
    - Grant Skipper
    - Bryce Berger
    - Shekhar Sharma
  description: |
    Input uart data on ui_in[0], output SHA1 hash on uo_out[0].
    See testbench for padding format.
    Contains a proof-of-concept time-based reliability trojan.
  language: "SystemVerilog"
  clock_hz: 10
  tiles: "8x2"
  top_module: "tt_um_fangs_uart_sha"
  source_files:
    - uart_rx.sv
    - sha1_wmem.sv
    - top.sv
    - uart_tx.sv
    - sha_core.sv

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "rxd"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: "prescale_override"
  ui[5]: "user_clk"
  ui[6]: "clk_select"
  ui[7]: "reset"

  # Outputs
  uo[0]: "txd"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
