--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Alu_op<0>   |    3.716(R)|      SLOW  |   -0.477(R)|      SLOW  |Clk_BUFGP         |   0.000|
Alu_op<1>   |    3.602(R)|      SLOW  |   -0.341(R)|      SLOW  |Clk_BUFGP         |   0.000|
Alu_op<2>   |    3.546(R)|      SLOW  |    0.005(R)|      SLOW  |Clk_BUFGP         |   0.000|
Alu_op<3>   |    3.444(R)|      SLOW  |   -0.159(R)|      SLOW  |Clk_BUFGP         |   0.000|
Alu_op<4>   |    3.286(R)|      SLOW  |   -0.230(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<0>  |    2.358(R)|      SLOW  |    0.287(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<1>  |    2.022(R)|      SLOW  |   -0.151(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<2>  |    2.790(R)|      SLOW  |    0.221(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<3>  |    1.701(R)|      SLOW  |   -0.167(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<4>  |    1.634(R)|      SLOW  |   -0.032(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<5>  |    1.774(R)|      SLOW  |   -0.076(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<6>  |    1.887(R)|      SLOW  |    0.182(R)|      SLOW  |Clk_BUFGP         |   0.000|
Databus<7>  |    1.573(R)|      SLOW  |    0.144(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    1.245(R)|      SLOW  |    0.239(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Databus<0>  |         7.812(R)|      SLOW  |         3.373(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<1>  |         7.360(R)|      SLOW  |         3.352(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<2>  |         7.360(R)|      SLOW  |         3.586(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<3>  |         7.812(R)|      SLOW  |         3.471(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<4>  |         8.224(R)|      SLOW  |         3.575(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<5>  |         7.923(R)|      SLOW  |         3.586(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<6>  |         7.389(R)|      SLOW  |         3.479(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<7>  |         7.390(R)|      SLOW  |         3.383(R)|      FAST  |Clk_BUFGP         |   0.000|
FlagZ       |         6.942(R)|      SLOW  |         3.603(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<0>|         6.840(R)|      SLOW  |         3.510(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<1>|         6.883(R)|      SLOW  |         3.533(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<2>|         6.883(R)|      SLOW  |         3.533(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<3>|         6.638(R)|      SLOW  |         3.419(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<4>|         6.797(R)|      SLOW  |         3.514(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<5>|         7.064(R)|      SLOW  |         3.712(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<6>|         7.172(R)|      SLOW  |         3.786(R)|      FAST  |Clk_BUFGP         |   0.000|
Index_Reg<7>|         7.117(R)|      SLOW  |         3.737(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.517|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 19 22:41:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



