* # File name: /home/ecegrid/a/559mg3/cadence/simulation/AND21_StaticCMOS/
# hspiceS/schematic/netlist/AND21_StaticCMOS.C.raw
# Netlist output for hspiceS.
# Generated on Nov 3 12:07:07 2014

# global net definitions
.GLOBAL vdd!
USE Proj_lib_AND21_StaticCMOS_schematic

USE Proj_lib_Inverter_180nm_schematic sub1

USEM tsmc18dP tsmc18dP
USEM tsmc18dN tsmc18dN

# Include files






# End of Netlist
