 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w gtwizard_ultrascale_v1_5_4 -b gtwizard_ultrascale_v1_5_4  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_5_4" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_5_4" -tmp "C:\Users\lucas\AppData\Local\Temp\30576_1816051343" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_bit_synchronizer.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_reset.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gtwizard_ultrascale_v1_5\hdl\verilog\gtwizard_ultrascale_v1_5_reset_synchronizer.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 