import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(32);
  }
  wires {
    group false_guard {
      r.in = 32'd10;
      false_guard[done] = r.done;
    }
  }
  control {
    false_guard;
  }
}
