Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep 15 15:39:50 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fetch_gnns_1_wrapper_timing_summary_routed.rpt -pb fetch_gnns_1_wrapper_timing_summary_routed.pb -rpx fetch_gnns_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fetch_gnns_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.360        0.000                      0                 7001        0.106        0.000                      0                 7001       41.160        0.000                       0                  2398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        71.360        0.000                      0                 6250        0.106        0.000                      0                 6250       41.160        0.000                       0                  2398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             73.530        0.000                      0                  751        1.662        0.000                      0                  751  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       71.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.360ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.924ns  (logic 3.023ns (25.353%)  route 8.901ns (74.647%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.729    12.241    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X28Y83         MUXF7 (Prop_muxf7_S_O)       0.451    12.692 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183/O
                         net (fo=1, routed)           0.000    12.692    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    12.786 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75/O
                         net (fo=3, routed)           1.433    14.219    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.316    14.535 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28/O
                         net (fo=2, routed)           1.269    15.804    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    15.928 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_11/O
                         net (fo=1, routed)           0.000    15.928    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[7]
    SLICE_X5Y66          MUXF7 (Prop_muxf7_I0_O)      0.212    16.140 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_7/O
                         net (fo=1, routed)           0.652    16.792    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[7]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.299    17.091 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    17.091    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X7Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.029    88.451    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                 71.360    

Slack (MET) :             71.364ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 3.023ns (25.358%)  route 8.898ns (74.642%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.494    12.006    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X29Y82         MUXF7 (Prop_muxf7_S_O)       0.451    12.457 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212/O
                         net (fo=1, routed)           0.000    12.457    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    12.551 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86/O
                         net (fo=3, routed)           1.800    14.351    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.316    14.667 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13/O
                         net (fo=4, routed)           1.286    15.953    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    16.077 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_6/O
                         net (fo=1, routed)           0.000    16.077    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[4]
    SLICE_X5Y65          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.501    16.790    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[4]
    SLICE_X5Y58          LUT4 (Prop_lut4_I3_O)        0.299    17.089 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    17.089    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    88.453    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -17.089    
  -------------------------------------------------------------------
                         slack                                 71.364    

Slack (MET) :             71.371ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.915ns  (logic 2.724ns (22.863%)  route 9.191ns (77.137%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.529 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[2]
                         net (fo=143, routed)         4.462    11.991    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_5
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.302    12.293 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_204/O
                         net (fo=2, routed)           1.553    13.846    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_204_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.970 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_26/O
                         net (fo=2, routed)           0.609    14.580    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_26_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.124    14.704 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_12/O
                         net (fo=1, routed)           0.955    15.659    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_12_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    15.783 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_6/O
                         net (fo=1, routed)           0.000    15.783    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[0]
    SLICE_X6Y65          MUXF7 (Prop_muxf7_I0_O)      0.209    15.992 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_3/O
                         net (fo=1, routed)           0.794    16.785    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[0]
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.297    17.082 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1/O
                         net (fo=1, routed)           0.000    17.082    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.031    88.453    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                 71.371    

Slack (MET) :             71.386ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.899ns  (logic 3.048ns (25.615%)  route 8.851ns (74.385%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.729    12.241    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X28Y83         MUXF7 (Prop_muxf7_S_O)       0.451    12.692 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183/O
                         net (fo=1, routed)           0.000    12.692    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    12.786 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75/O
                         net (fo=3, routed)           1.352    14.138    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.316    14.454 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.284    15.738    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_6/O
                         net (fo=1, routed)           0.000    15.862    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[5]
    SLICE_X5Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    16.100 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_3/O
                         net (fo=1, routed)           0.669    16.769    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X5Y58          LUT4 (Prop_lut4_I3_O)        0.298    17.067 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    17.067    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    88.453    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -17.067    
  -------------------------------------------------------------------
                         slack                                 71.386    

Slack (MET) :             71.442ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 3.023ns (25.525%)  route 8.820ns (74.475%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.729    12.241    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X28Y83         MUXF7 (Prop_muxf7_S_O)       0.451    12.692 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183/O
                         net (fo=1, routed)           0.000    12.692    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    12.786 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75/O
                         net (fo=3, routed)           1.433    14.219    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I5_O)        0.316    14.535 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28/O
                         net (fo=2, routed)           1.047    15.582    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.124    15.706 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_6/O
                         net (fo=1, routed)           0.000    15.706    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[6]
    SLICE_X4Y66          MUXF7 (Prop_muxf7_I0_O)      0.212    15.918 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_3/O
                         net (fo=1, routed)           0.794    16.712    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[6]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.299    17.011 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    17.011    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_1_n_0
    SLICE_X7Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X7Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031    88.453    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 71.442    

Slack (MET) :             71.450ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 3.023ns (25.546%)  route 8.811ns (74.454%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.494    12.006    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X29Y82         MUXF7 (Prop_muxf7_S_O)       0.451    12.457 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212/O
                         net (fo=1, routed)           0.000    12.457    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    12.551 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86/O
                         net (fo=3, routed)           1.800    14.351    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.316    14.667 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13/O
                         net (fo=4, routed)           1.048    15.714    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I0_O)        0.124    15.838 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_6/O
                         net (fo=1, routed)           0.000    15.838    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[2]
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.212    16.050 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_3/O
                         net (fo=1, routed)           0.652    16.702    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[2]
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.299    17.001 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    17.001    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.029    88.451    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                         -17.001    
  -------------------------------------------------------------------
                         slack                                 71.450    

Slack (MET) :             71.460ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.824ns  (logic 3.023ns (25.567%)  route 8.801ns (74.433%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.729    12.241    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X28Y83         MUXF7 (Prop_muxf7_S_O)       0.451    12.692 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183/O
                         net (fo=1, routed)           0.000    12.692    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_183_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I1_O)      0.094    12.786 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75/O
                         net (fo=3, routed)           1.520    14.306    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.316    14.622 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_13/O
                         net (fo=2, routed)           1.153    15.775    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_13_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.899 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_6/O
                         net (fo=1, routed)           0.000    15.899    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[1]
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I0_O)      0.212    16.111 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_3/O
                         net (fo=1, routed)           0.581    16.692    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I3_O)        0.299    16.991 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    16.991    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X5Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.029    88.451    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                 71.460    

Slack (MET) :             71.565ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 3.048ns (26.006%)  route 8.672ns (73.994%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X2Y60          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.478     5.646 r  fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.817     6.463    fetch_gnns_1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.290 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.290    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_22_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.512 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10/O[0]
                         net (fo=79, routed)          4.494    12.006    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_10_n_7
    SLICE_X29Y82         MUXF7 (Prop_muxf7_S_O)       0.451    12.457 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212/O
                         net (fo=1, routed)           0.000    12.457    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_212_n_0
    SLICE_X29Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    12.551 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86/O
                         net (fo=3, routed)           1.800    14.351    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_86_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.316    14.667 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13/O
                         net (fo=4, routed)           1.052    15.719    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_13_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I5_O)        0.124    15.843 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_6/O
                         net (fo=1, routed)           0.000    15.843    fetch_gnns_1_i/TM_packet_sender_0/U0/p_0_out[3]
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.238    16.081 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_3/O
                         net (fo=1, routed)           0.509    16.590    fetch_gnns_1_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X4Y58          LUT4 (Prop_lut4_I3_O)        0.298    16.888 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    16.888    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X4Y58          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.031    88.453    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                         -16.888    
  -------------------------------------------------------------------
                         slack                                 71.565    

Slack (MET) :             73.098ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[328]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 0.580ns (6.008%)  route 9.074ns (93.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.485     9.111    fetch_gnns_1_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y59         LUT1 (Prop_lut1_I0_O)        0.124     9.235 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1/O
                         net (fo=484, routed)         5.589    14.823    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1_n_0
    SLICE_X13Y84         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[328]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.434    88.128    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y84         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[328]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X13Y84         FDRE (Setup_fdre_C_R)       -0.429    87.921    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[328]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 73.098    

Slack (MET) :             73.098ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[329]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 0.580ns (6.008%)  route 9.074ns (93.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 f  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.485     9.111    fetch_gnns_1_i/TM_packet_sender_0/U0/rst
    SLICE_X10Y59         LUT1 (Prop_lut1_I0_O)        0.124     9.235 r  fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1/O
                         net (fo=484, routed)         5.589    14.823    fetch_gnns_1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_1_n_0
    SLICE_X13Y84         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[329]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.434    88.128    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X13Y84         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[329]/C
                         clock pessimism              0.257    88.386    
                         clock uncertainty           -0.035    88.350    
    SLICE_X13Y84         FDRE (Setup_fdre_C_R)       -0.429    87.921    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[329]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                 73.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.562     1.466    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X11Y89         FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[255]/Q
                         net (fo=1, routed)           0.054     1.661    fetch_gnns_1_i/GNSS_Sender_0/U0/i_gnss_data[255]
    SLICE_X10Y89         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.831     1.981    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X10Y89         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[255]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X10Y89         FDCE (Hold_fdce_C_D)         0.076     1.555    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.563     1.467    fetch_gnns_1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X9Y57          FDRE                                         r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[12]/Q
                         net (fo=1, routed)           0.056     1.664    fetch_gnns_1_i/I2C_full_sensor_data_0/U0/rtc_data[12]
    SLICE_X8Y57          FDRE                                         r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.832     1.982    fetch_gnns_1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X8Y57          FDRE                                         r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[12]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.075     1.555    fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[177]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.552     1.456    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X15Y76         FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[177]/Q
                         net (fo=1, routed)           0.087     1.684    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data[177]
    SLICE_X14Y76         LUT2 (Prop_lut2_I1_O)        0.048     1.732 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[177]_i_1/O
                         net (fo=1, routed)           0.000     1.732    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[177]_i_1_n_0
    SLICE_X14Y76         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.818     1.968    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X14Y76         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[177]/C
                         clock pessimism             -0.499     1.469    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.131     1.600    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[177]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[344]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[406]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.555     1.459    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X11Y79         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[344]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[344]/Q
                         net (fo=1, routed)           0.080     1.680    fetch_gnns_1_i/HK_formatter_0/U0/in7[406]
    SLICE_X10Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.725 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet[406]_i_1/O
                         net (fo=1, routed)           0.000     1.725    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet1_in[406]
    SLICE_X10Y79         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[406]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.822     1.972    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X10Y79         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[406]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121     1.593    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[406]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.555     1.459    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X9Y70          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[98]/Q
                         net (fo=1, routed)           0.080     1.680    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data[98]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045     1.725 r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[98]_i_1/O
                         net (fo=1, routed)           0.000     1.725    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[98]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.822     1.972    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X8Y70          FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[98]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.121     1.593    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[366]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.586     1.490    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X7Y66          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[366]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     1.631 r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[366]/Q
                         net (fo=1, routed)           0.087     1.718    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data[366]
    SLICE_X6Y66          LUT2 (Prop_lut2_I1_O)        0.045     1.763 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[366]_i_1/O
                         net (fo=1, routed)           0.000     1.763    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i[366]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.855     2.004    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X6Y66          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.120     1.623    fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[366]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.581     1.485    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X7Y72          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fetch_gnns_1_i/HK_formatter_0/U0/GNSS_data_i_reg[112]/Q
                         net (fo=1, routed)           0.091     1.717    fetch_gnns_1_i/HK_formatter_0/U0/in7[174]
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.762 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet[174]_i_1/O
                         net (fo=1, routed)           0.000     1.762    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet1_in[174]
    SLICE_X6Y72          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.849     1.998    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X6Y72          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[174]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.121     1.619    fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.563     1.467    fetch_gnns_1_i/I2C_full_sensor_data_0/U0/clk
    SLICE_X9Y58          FDRE                                         r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  fetch_gnns_1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[10]/Q
                         net (fo=1, routed)           0.091     1.699    fetch_gnns_1_i/HK_formatter_0/U0/RTC_data[10]
    SLICE_X8Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.744    fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i[10]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.832     1.982    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X8Y58          FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i_reg[10]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.121     1.601    fetch_gnns_1_i/HK_formatter_0/U0/RTC_data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[234]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.554     1.458    fetch_gnns_1_i/HK_formatter_0/U0/clk
    SLICE_X15Y72         FDRE                                         r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  fetch_gnns_1_i/HK_formatter_0/U0/HK_packet_reg[234]/Q
                         net (fo=1, routed)           0.091     1.690    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data[234]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.735 r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[234]_i_1/O
                         net (fo=1, routed)           0.000     1.735    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i[234]_i_1_n_0
    SLICE_X14Y72         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.820     1.970    fetch_gnns_1_i/TM_packet_sender_0/U0/clk
    SLICE_X14Y72         FDRE                                         r  fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[234]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.121     1.592    fetch_gnns_1_i/TM_packet_sender_0/U0/i_HK_data_i_reg[234]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[281]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[281]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.067%)  route 0.115ns (44.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.579     1.483    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X4Y76          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[281]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[281]/Q
                         net (fo=1, routed)           0.115     1.739    fetch_gnns_1_i/GNSS_Sender_0/U0/i_gnss_data[281]
    SLICE_X2Y75          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[281]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.847     1.997    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X2Y75          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[281]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.076     1.594    fetch_gnns_1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[281]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X1Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X0Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X1Y84    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X3Y85    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/byte_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.530ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.610ns (6.684%)  route 8.516ns (93.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.223    14.296    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X1Y84          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.503    88.197    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X1Y84          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.271    88.469    
                         clock uncertainty           -0.035    88.433    
    SLICE_X1Y84          FDCE (Recov_fdce_C_CLR)     -0.608    87.825    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         87.825    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                 73.530    

Slack (MET) :             73.558ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.610ns (6.658%)  route 8.552ns (93.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.259    14.331    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y78          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.495    88.189    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y78          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[12]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.522    87.889    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         87.889    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 73.558    

Slack (MET) :             73.558ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.610ns (6.658%)  route 8.552ns (93.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.259    14.331    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y78          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.495    88.189    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y78          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.522    87.889    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         87.889    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 73.558    

Slack (MET) :             73.558ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.610ns (6.658%)  route 8.552ns (93.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.259    14.331    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y78          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.495    88.189    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y78          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[8]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.522    87.889    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         87.889    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 73.558    

Slack (MET) :             73.558ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.610ns (6.658%)  route 8.552ns (93.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.259    14.331    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X6Y78          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.495    88.189    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X6Y78          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[9]/C
                         clock pessimism              0.257    88.447    
                         clock uncertainty           -0.035    88.411    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.522    87.889    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         87.889    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 73.558    

Slack (MET) :             73.560ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.610ns (6.704%)  route 8.489ns (93.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.196    14.269    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X3Y90          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.507    88.201    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y90          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.608    87.829    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[222]
  -------------------------------------------------------------------
                         required time                         87.829    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                 73.560    

Slack (MET) :             73.560ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[223]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.610ns (6.704%)  route 8.489ns (93.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.196    14.269    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X3Y90          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.507    88.201    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X3Y90          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[223]/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.608    87.829    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[223]
  -------------------------------------------------------------------
                         required time                         87.829    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                 73.560    

Slack (MET) :             73.562ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[78]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.610ns (6.716%)  route 8.473ns (93.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.180    14.252    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X5Y91          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.506    88.200    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X5Y91          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[78]/C
                         clock pessimism              0.257    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X5Y91          FDCE (Recov_fdce_C_CLR)     -0.608    87.814    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[78]
  -------------------------------------------------------------------
                         required time                         87.814    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                 73.562    

Slack (MET) :             73.575ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 0.610ns (6.717%)  route 8.471ns (93.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.179    14.251    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X0Y85          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.504    88.198    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X0Y85          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.271    88.470    
                         clock uncertainty           -0.035    88.434    
    SLICE_X0Y85          FDCE (Recov_fdce_C_CLR)     -0.608    87.826    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         87.826    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                 73.575    

Slack (MET) :             73.588ns  (required time - arrival time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[257]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.610ns (6.744%)  route 8.435ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          3.293     8.918    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X11Y59         LUT1 (Prop_lut1_I0_O)        0.154     9.072 f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         5.142    14.214    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X0Y73          FDCE                                         f  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[257]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.494    88.188    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/sysclk
    SLICE_X0Y73          FDCE                                         r  fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[257]/C
                         clock pessimism              0.257    88.446    
                         clock uncertainty           -0.035    88.410    
    SLICE_X0Y73          FDCE (Recov_fdce_C_CLR)     -0.608    87.802    fetch_gnns_1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[257]
  -------------------------------------------------------------------
                         required time                         87.802    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                 73.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.186ns (11.631%)  route 1.413ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.370     3.096    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X12Y52         FDPE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.834     1.984    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y52         FDPE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg/C
                         clock pessimism             -0.479     1.505    
    SLICE_X12Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.434    fetch_gnns_1_i/I2Cmod_0/U0/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.186ns (11.883%)  route 1.379ns (88.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.336     3.062    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X29Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[0]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.186ns (11.883%)  route 1.379ns (88.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.336     3.062    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X29Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/C
                         clock pessimism             -0.479     1.489    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.850%)  route 1.384ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.341     3.066    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X28Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X28Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[1]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X28Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.850%)  route 1.384ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.341     3.066    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X28Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X28Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[2]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X28Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.850%)  route 1.384ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.341     3.066    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X28Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X28Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X28Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.850%)  route 1.384ns (88.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.341     3.066    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X28Y71         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X28Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/count_reg[4]/C
                         clock pessimism             -0.479     1.489    
    SLICE_X28Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.397    fetch_gnns_1_i/I2Cmod_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.186ns (11.631%)  route 1.413ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.370     3.096    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X13Y52         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.834     1.984    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y52         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X13Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.186ns (11.631%)  route 1.413ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.370     3.096    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X13Y52         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.834     1.984    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y52         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X13Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.186ns (11.631%)  route 1.413ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=36, routed)          1.043     2.680    fetch_gnns_1_i/I2Cmod_0/U0/reset_n
    SLICE_X13Y70         LUT1 (Prop_lut1_I0_O)        0.045     2.725 f  fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=29, routed)          0.370     3.096    fetch_gnns_1_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X13Y52         FDCE                                         f  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.834     1.984    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y52         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X13Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.413    fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  1.683    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.343ns (46.901%)  route 4.917ns (53.099%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.558     5.102    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y52         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           1.292     6.850    fetch_gnns_1_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X12Y54         LUT4 (Prop_lut4_I1_O)        0.153     7.003 f  fetch_gnns_1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           3.625    10.627    SDA_iobuf/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.734    14.361 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    14.361    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.168ns (46.999%)  route 4.700ns (53.001%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.557     5.101    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X14Y54         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.518     5.619 r  fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg/Q
                         net (fo=2, routed)           1.408     7.027    fetch_gnns_1_i/I2Cmod_0/U0/scl_ena_reg_n_0
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.124     7.151 f  fetch_gnns_1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           3.292    10.442    SCL_iobuf/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.526    13.968 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.968    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.086ns (58.598%)  route 2.887ns (41.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.624     5.168    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X0Y90          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.587 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           2.887     8.474    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.667    12.141 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.141    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 3.961ns (60.293%)  route 2.608ns (39.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.608     8.234    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.739 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.739    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.513ns  (logic 3.964ns (60.860%)  route 2.549ns (39.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           2.549     8.175    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.683 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.683    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.981ns (63.338%)  route 2.304ns (36.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.626     5.170    fetch_gnns_1_i/UART_TXmod_1/U0/sysclk
    SLICE_X0Y55          FDRE                                         r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           2.304     7.930    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.454 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.454    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.367ns (68.924%)  route 0.616ns (31.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/UART_TXmod_1/U0/sysclk
    SLICE_X0Y55          FDRE                                         r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/UART_TXmod_1/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.616     2.254    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.480 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            GNSS_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.347ns (65.184%)  route 0.719ns (34.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.719     2.357    lopt_1
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.563 r  GNSS_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.563    GNSS_EN
    C15                                                               r  GNSS_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.350ns (64.928%)  route 0.729ns (35.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.593     1.497    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.729     2.367    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.576 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.576    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.375ns (61.833%)  route 0.849ns (38.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.592     1.496    fetch_gnns_1_i/GNSS_Sender_0/U0/sysclk
    SLICE_X0Y90          FDCE                                         r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.128     1.624 r  fetch_gnns_1_i/GNSS_Sender_0/U0/led1_reg/Q
                         net (fo=2, routed)           0.849     2.473    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.247     3.720 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.720    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.010ns (39.416%)  route 1.552ns (60.584%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.551     1.455    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X28Y72         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  fetch_gnns_1_i/I2Cmod_0/U0/scl_clk_reg/Q
                         net (fo=2, routed)           0.173     1.769    fetch_gnns_1_i/I2Cmod_0/U0/scl_clk
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  fetch_gnns_1_i/I2Cmod_0/U0/scl_t_INST_0/O
                         net (fo=1, routed)           1.380     3.193    SCL_iobuf/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.017 r  SCL_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.017    SCL
    K3                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch_gnns_1_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.099ns (39.272%)  route 1.699ns (60.728%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.564     1.468    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y54         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  fetch_gnns_1_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          0.258     1.889    fetch_gnns_1_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X12Y54         LUT4 (Prop_lut4_I2_O)        0.043     1.932 r  fetch_gnns_1_i/I2Cmod_0/U0/sda_t_INST_0/O
                         net (fo=1, routed)           1.442     3.374    SDA_iobuf/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.892     4.266 r  SDA_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.266    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.208ns  (logic 1.581ns (25.466%)  route 4.627ns (74.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.627     6.084    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.208 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.208    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[6]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.004ns  (logic 1.581ns (26.329%)  route 4.424ns (73.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.424     5.880    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.124     6.004 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.004    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[2]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[2]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.581ns (26.353%)  route 4.418ns (73.647%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.418     5.875    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.999 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     5.999    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[7]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.581ns (26.437%)  route 4.399ns (73.563%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.399     5.856    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.980 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     5.980    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[5]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 1.581ns (27.432%)  route 4.182ns (72.568%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.182     5.639    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y55         LUT5 (Prop_lut5_I0_O)        0.124     5.763 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     5.763    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.712ns  (logic 1.581ns (27.677%)  route 4.131ns (72.323%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.131     5.588    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.712 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.712    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[3]_i_1_n_0
    SLICE_X12Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.704ns  (logic 1.581ns (27.716%)  route 4.123ns (72.284%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           4.123     5.580    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.704 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.704    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.537ns  (logic 1.581ns (28.551%)  route 3.956ns (71.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           3.956     5.413    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.537 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     5.537    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.440     4.804    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.580ns (39.130%)  route 2.457ns (60.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           2.457     3.913    fetch_gnns_1_i/I2Cmod_0/U0/scl_i
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.124     4.037 r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     4.037    fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.425     4.789    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.457ns (36.307%)  route 2.557ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           2.557     4.014    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X12Y90         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        1.438     4.802    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X12Y90         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.231ns (29.507%)  route 0.552ns (70.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.552     0.783    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.863     2.013    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.856%)  route 0.752ns (73.144%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.928    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.973 r  fetch_gnns_1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.055     1.028    fetch_gnns_1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.863     2.013    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X1Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.277ns (25.085%)  route 0.827ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.928    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.974 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.131     1.104    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.863     2.013    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.277ns (23.786%)  route 0.887ns (76.214%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.928    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.974 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.191     1.164    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.863     2.013    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.277ns (23.726%)  route 0.890ns (76.274%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.928    fetch_gnns_1_i/Switchmod_0/U0/i_signal
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.046     0.974 r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=3, routed)           0.194     1.167    fetch_gnns_1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.863     2.013    fetch_gnns_1_i/Switchmod_0/U0/sysclk
    SLICE_X0Y96          FDRE                                         r  fetch_gnns_1_i/Switchmod_0/U0/o_signal_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.269ns (20.481%)  route 1.043ns (79.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_iobuf/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SCL_iobuf/IBUF/O
                         net (fo=1, routed)           1.043     1.267    fetch_gnns_1_i/I2Cmod_0/U0/scl_i
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.312 r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.312    fetch_gnns_1_i/I2Cmod_0/U0/stretch_i_1_n_0
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.819     1.968    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X29Y71         FDCE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/stretch_reg/C

Slack:                    inf
  Source:                 GNSS_TX
                            (input port)
  Destination:            fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.225ns (16.564%)  route 1.136ns (83.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  GNSS_TX (IN)
                         net (fo=0)                   0.000     0.000    GNSS_TX
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  GNSS_TX_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.361    fetch_gnns_1_i/UART_RXmod_0/U0/i_RX_Serial
    SLICE_X12Y90         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.832     1.982    fetch_gnns_1_i/UART_RXmod_0/U0/sysclk
    SLICE_X12Y90         FDRE                                         r  fetch_gnns_1_i/UART_RXmod_0/U0/r_RX_Data_R_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.270ns (13.586%)  route 1.717ns (86.414%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.717     1.942    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.987    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[4]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X12Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.270ns (12.992%)  route 1.808ns (87.008%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.808     2.033    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y55         LUT5 (Prop_lut5_I0_O)        0.045     2.078 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.078    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[0]_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y55         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.270ns (12.869%)  route 1.828ns (87.131%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_iobuf/IO
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  SDA_iobuf/IBUF/O
                         net (fo=8, routed)           1.828     2.053    fetch_gnns_1_i/I2Cmod_0/U0/sda_i
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.098 r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.098    fetch_gnns_1_i/I2Cmod_0/U0/data_rx[1]_i_1_n_0
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2397, routed)        0.833     1.983    fetch_gnns_1_i/I2Cmod_0/U0/sysclk
    SLICE_X13Y56         FDRE                                         r  fetch_gnns_1_i/I2Cmod_0/U0/data_rx_reg[1]/C





