Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'adc' [D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/top.sv:63]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'signal_out' [D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/top.sv:64]
ERROR: [VRFC 10-8616] 'top' requires 4 arguments [D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/top.sv:60]
WARNING: [VRFC 10-3823] variable 'adc' might have multiple concurrent drivers [D:/Coding/Verilog/Sistemas Digitales/proyecto_final/proyecto_final.srcs/sources_1/new/top.sv:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
