{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698803645856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698803645862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 12:54:05 2023 " "Processing started: Wed Nov 01 12:54:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698803645862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803645862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_test -c pwm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_test -c pwm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803645862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698803646395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698803646395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/pwm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803654502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803654502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803654505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803654505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proximity " "Found entity 1: tb_proximity" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698803654509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803654509 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CLOCK_50 tb_top_level.sv(4) " "Verilog HDL Module Declaration error at tb_top_level.sv(4): top module port \"CLOCK_50\" is not found in the port list" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "LEDG tb_top_level.sv(5) " "Verilog HDL Module Declaration error at tb_top_level.sv(5): top module port \"LEDG\" is not found in the port list" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "CLOCK_50 tb_top_level.sv(12) " "Verilog HDL error at tb_top_level.sv(12): value cannot be assigned to input \"CLOCK_50\"" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 12 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "CLOCK_50 tb_top_level.sv(21) " "Verilog HDL error at tb_top_level.sv(21): value cannot be assigned to input \"CLOCK_50\"" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_top_level.sv(22) " "Verilog HDL error at tb_top_level.sv(22): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_top_level.sv(27) " "Verilog HDL error at tb_top_level.sv(27): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_top_level.sv(32) " "Verilog HDL error at tb_top_level.sv(32): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO tb_top_level.sv(33) " "Verilog HDL error at tb_top_level.sv(33): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_top_level.sv" "" { Text "C:/Users/Prithik/Documents/MTRX3700-Repo/pwm_test/tb_top_level.sv" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698803654510 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698803654564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 01 12:54:14 2023 " "Processing ended: Wed Nov 01 12:54:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698803654564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698803654564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698803654564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698803654564 ""}
