
ubuntu-preinstalled/sg_rmsn:     file format elf32-littlearm


Disassembly of section .init:

00000728 <.init>:
 728:	push	{r3, lr}
 72c:	bl	c70 <abort@plt+0x42c>
 730:	pop	{r3, pc}

Disassembly of section .plt:

00000734 <sg_set_binary_mode@plt-0x14>:
 734:	push	{lr}		; (str lr, [sp, #-4]!)
 738:	ldr	lr, [pc, #4]	; 744 <sg_set_binary_mode@plt-0x4>
 73c:	add	lr, pc, lr
 740:	ldr	pc, [lr, #8]!
 744:	andeq	r1, r1, r0, lsr r8

00000748 <sg_set_binary_mode@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2096]!	; 0x830

00000754 <__cxa_finalize@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2088]!	; 0x828

00000760 <free@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2080]!	; 0x820

0000076c <sg_cmds_close_device@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2072]!	; 0x818

00000778 <__stack_chk_fail@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2064]!	; 0x810

00000784 <pr2serr@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2056]!	; 0x808

00000790 <perror@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2048]!	; 0x800

0000079c <fwrite@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2040]!	; 0x7f8

000007a8 <hex2stdout@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2032]!	; 0x7f0

000007b4 <puts@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2024]!	; 0x7e8

000007c0 <malloc@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2016]!	; 0x7e0

000007cc <__libc_start_main@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2008]!	; 0x7d8

000007d8 <__gmon_start__@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #2000]!	; 0x7d0

000007e4 <getopt_long@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1992]!	; 0x7c8

000007f0 <sg_if_can2stderr@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1984]!	; 0x7c0

000007fc <__printf_chk@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1976]!	; 0x7b8

00000808 <sg_convert_errno@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1968]!	; 0x7b0

00000814 <safe_strerror@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1960]!	; 0x7a8

00000820 <sg_ll_read_media_serial_num@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1952]!	; 0x7a0

0000082c <sg_get_category_sense_str@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1944]!	; 0x798

00000838 <sg_cmds_open_device@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1936]!	; 0x790

00000844 <abort@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1928]!	; 0x788

Disassembly of section .text:

00000850 <.text>:
 850:	svcmi	0x00f0e92d
 854:	ldmmi	r2, {r0, r2, r9, sl, lr}^
 858:	ldmibmi	r2, {r1, r2, r3, r9, sl, lr}^
 85c:	ldrbtmi	fp, [r8], #-159	; 0xffffff61
 860:	strls	r2, [r4], #-1024	; 0xfffffc00
 864:	beq	73cca0 <abort@plt+0x73c45c>
 868:	strtmi	r5, [r7], -r1, asr #16
 86c:	strtmi	r4, [r0], lr, asr #23
 870:	tstls	sp, r9, lsl #16
 874:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
 878:	stmibmi	sp, {r2, r3, r6, r7, r9, fp, lr}^
 87c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
 880:	ldrbtmi	r4, [r9], #-1699	; 0xfffff95d
 884:	smlatbls	r5, r1, r6, r4
 888:			; <UNDEFINED> instruction: 0x46284631
 88c:	andge	pc, r0, sp, asr #17
 890:	movwcs	lr, #10701	; 0x29cd
 894:	andsls	pc, ip, sp, asr #17
 898:	svc	0x00a4f7ff
 89c:	suble	r1, r9, r3, asr #24
 8a0:	suble	r2, r1, pc, lsr r8
 8a4:	ldfeqp	f7, [r2], {160}	; 0xa0
 8a8:	svceq	0x0024f1bc
 8ac:	ldmib	sp, {r0, r2, r5, fp, ip, lr, pc}^
 8b0:			; <UNDEFINED> instruction: 0xf1bc2302
 8b4:	stmdale	r0!, {r2, r5, r8, r9, sl, fp}
 8b8:			; <UNDEFINED> instruction: 0xf00ce8df
 8bc:	svcne	0x001f1f15
 8c0:	svcne	0x001f1f13
 8c4:	svcne	0x001f1f1f
 8c8:	svcne	0x001f1f1f
 8cc:	svcne	0x001f1f1f
 8d0:	svcne	0x00361f1f
 8d4:	svcne	0x001f1f1f
 8d8:	svcne	0x001f1f1f
 8dc:	svcne	0x001f1f1c
 8e0:	smladcs	r1, r8, r0, r0
 8e4:			; <UNDEFINED> instruction: 0xf04fe7d0
 8e8:	strb	r0, [sp, r1, lsl #16]
 8ec:	strcc	r2, [r1], #-257	; 0xfffffeff
 8f0:	strb	r9, [r9, r4, lsl #2]
 8f4:	bleq	7ca38 <abort@plt+0x7c1f4>
 8f8:	strmi	lr, [r1], -r6, asr #15
 8fc:	strcs	r4, [r1, #-2221]	; 0xfffff753
 900:			; <UNDEFINED> instruction: 0xf7ff4478
 904:	stmiami	ip!, {r6, r8, r9, sl, fp, sp, lr, pc}
 908:			; <UNDEFINED> instruction: 0xf7ff4478
 90c:	bmi	feafc604 <abort@plt+0xfeafbdc0>
 910:	ldrbtmi	r4, [sl], #-2980	; 0xfffff45c
 914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 918:	subsmi	r9, sl, sp, lsl fp
 91c:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
 920:	andslt	r4, pc, r8, lsr #12
 924:	svchi	0x00f0e8bd
 928:	strcs	r4, [r0, #-2213]	; 0xfffff75b
 92c:			; <UNDEFINED> instruction: 0xf7ff4478
 930:	strb	lr, [ip, sl, lsr #30]!
 934:	blmi	fe8e7150 <abort@plt+0xfe8e690c>
 938:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
 93c:	ldrdcs	pc, [r0], -sl
 940:	blle	13113f0 <abort@plt+0x1310bac>
 944:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 948:	blcs	27560 <abort@plt+0x26d1c>
 94c:	svccs	0x0000d076
 950:			; <UNDEFINED> instruction: 0xf1b9d160
 954:			; <UNDEFINED> instruction: 0xf0000f00
 958:			; <UNDEFINED> instruction: 0xf1bb80d4
 95c:	andle	r0, sl, r0, lsl #30
 960:			; <UNDEFINED> instruction: 0xf7ff2001
 964:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 968:	ldmmi	r7, {r0, r2, r9, fp, ip, lr, pc}
 96c:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
 970:	svc	0x000ef7ff
 974:	strbmi	lr, [r1], -fp, asr #15
 978:	strbmi	r4, [r8], -r2, lsr #12
 97c:	svc	0x005cf7ff
 980:	blle	14c81a0 <abort@plt+0x14c795c>
 984:	movwcs	sl, #6408	; 0x1908
 988:	strls	r2, [r0], #-516	; 0xfffffdfc
 98c:	strls	r2, [r8, #-1280]	; 0xfffffb00
 990:	svc	0x0046f7ff
 994:	stmdacs	r0, {r0, r2, r9, sl, lr}
 998:	svcge	0x0009d05f
 99c:			; <UNDEFINED> instruction: 0x46232150
 9a0:			; <UNDEFINED> instruction: 0xf7ff463a
 9a4:	stmmi	r9, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
 9a8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
 9ac:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 9b0:	stmmi	r7, {r2, r3, r4, r8, fp, ip, sp, pc}
 9b4:			; <UNDEFINED> instruction: 0xf7ff4478
 9b8:	ldrtmi	lr, [r0], -r6, ror #29
 9bc:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
 9c0:	ble	1ca9c8 <abort@plt+0x1ca184>
 9c4:			; <UNDEFINED> instruction: 0xf7ff4240
 9c8:	strmi	lr, [r1], -r6, lsr #30
 9cc:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
 9d0:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
 9d4:	stccs	3, cr11, [r0, #-688]	; 0xfffffd50
 9d8:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
 9dc:	mrrcne	7, 9, lr, r3, cr7
 9e0:	eorls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
 9e4:			; <UNDEFINED> instruction: 0xf8ca42ab
 9e8:	ble	feb4c9f0 <abort@plt+0xfeb4c1ac>
 9ec:	ldrbtmi	r4, [ip], #-3194	; 0xfffff386
 9f0:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 9f4:			; <UNDEFINED> instruction: 0xf7ff4620
 9f8:			; <UNDEFINED> instruction: 0xf8daeec6
 9fc:	movwcc	r3, #4096	; 0x1000
 a00:	andcc	pc, r0, sl, asr #17
 a04:	blle	ffcd14b8 <abort@plt+0xffcd0c74>
 a08:	strcs	r4, [r1, #-2164]	; 0xfffff78c
 a0c:			; <UNDEFINED> instruction: 0xf7ff4478
 a10:			; <UNDEFINED> instruction: 0xe77ceeba
 a14:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
 a18:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
 a1c:	strcs	r4, [r0, #-2417]	; 0xfffff68f
 a20:	ldrbtmi	r4, [r9], #-2161	; 0xfffff78f
 a24:			; <UNDEFINED> instruction: 0xf7ff4478
 a28:	ldrb	lr, [r0, -lr, lsr #29]!
 a2c:	sfmcs	f4, 4, [r0], {118}	; 0x76
 a30:			; <UNDEFINED> instruction: 0x4630d15d
 a34:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a38:	strb	r4, [fp, r5, lsl #12]
 a3c:	addle	r2, r8, r0, lsl #30
 a40:	stmdami	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
 a44:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
 a48:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
 a4c:	bicle	r2, r2, r0, lsl #16
 a50:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
 a54:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
 a58:	svcls	0x0008e7bd
 a5c:			; <UNDEFINED> instruction: 0xf1bbba3f
 a60:	eorsle	r0, sp, r0, lsl #30
 a64:			; <UNDEFINED> instruction: 0xf0002f00
 a68:			; <UNDEFINED> instruction: 0xf5b78082
 a6c:	stclle	15, cr4, [r5], #-512	; 0xfffffe00
 a70:	andls	r1, r2, #3712	; 0xe80
 a74:			; <UNDEFINED> instruction: 0xf7ff4610
 a78:	bls	bc510 <abort@plt+0xbbccc>
 a7c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
 a80:	addhi	pc, r9, r0
 a84:	movwcs	r4, #5633	; 0x1601
 a88:	strls	r4, [r0], #-1584	; 0xfffff9d0
 a8c:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a90:	cmple	r0, r0, lsl #16
 a94:	blx	fe4dab88 <abort@plt+0xfe4da344>
 a98:			; <UNDEFINED> instruction: 0xf1bbf883
 a9c:	rsble	r0, fp, r0, lsl #30
 aa0:	svceq	0x0000f1b8
 aa4:	blmi	14f7ed4 <abort@plt+0x14f7690>
 aa8:			; <UNDEFINED> instruction: 0x46421d38
 aac:	ldrmi	r2, [ip], r1, lsl #2
 ab0:			; <UNDEFINED> instruction: 0xf8539b05
 ab4:	ldmdavs	fp, {r2, r3, ip, sp}
 ab8:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
 abc:			; <UNDEFINED> instruction: 0xf7ff4638
 ac0:			; <UNDEFINED> instruction: 0x4630ee50
 ac4:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 ac8:	ble	fe0caad0 <abort@plt+0xfe0ca28c>
 acc:	strtmi	r4, [r8], -r5, asr #4
 ad0:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 ad4:	stmdami	r8, {r0, r9, sl, lr}^
 ad8:			; <UNDEFINED> instruction: 0xf7ff4478
 adc:	sub	lr, r1, r4, asr lr
 ae0:	ldrtmi	r4, [sl], -r6, asr #18
 ae4:	ldrbtmi	r2, [r9], #-1
 ae8:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 aec:			; <UNDEFINED> instruction: 0x4630e7ba
 af0:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
 af4:	strmi	r4, [r2], -r9, asr #12
 af8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
 afc:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 b00:	stmdami	r0, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
 b04:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
 b08:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
 b0c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
 b10:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
 b14:			; <UNDEFINED> instruction: 0xf10de6fb
 b18:	cmpcs	r0, r4, lsr #16
 b1c:	strbmi	r4, [r2], -r3, lsr #12
 b20:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 b24:			; <UNDEFINED> instruction: 0x46414839
 b28:			; <UNDEFINED> instruction: 0xf7ff4478
 b2c:	stccs	14, cr14, [r0], {44}	; 0x2c
 b30:	ldmdami	r7!, {r2, r6, r7, r8, ip, lr, pc}
 b34:			; <UNDEFINED> instruction: 0xf7ff4478
 b38:	ldr	lr, [pc, r6, lsr #28]!
 b3c:			; <UNDEFINED> instruction: 0x46394835
 b40:			; <UNDEFINED> instruction: 0xf7ff4478
 b44:	ldrtmi	lr, [r0], -r0, lsr #28
 b48:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 b4c:			; <UNDEFINED> instruction: 0xf6bf2800
 b50:	submi	sl, r5, #260	; 0x104
 b54:			; <UNDEFINED> instruction: 0xf7ff4628
 b58:			; <UNDEFINED> instruction: 0x4601ee5e
 b5c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
 b60:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
 b64:			; <UNDEFINED> instruction: 0xf7ff4628
 b68:			; <UNDEFINED> instruction: 0x4605ee50
 b6c:	stmdami	fp!, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
 b70:			; <UNDEFINED> instruction: 0xf7ff4478
 b74:	strb	lr, [r6, r8, lsl #28]!
 b78:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
 b7c:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
 b80:	svceq	0x0000f1b8
 b84:	ldcne	13, cr13, [r8, #-616]!	; 0xfffffd98
 b88:			; <UNDEFINED> instruction: 0x4641465a
 b8c:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 b90:			; <UNDEFINED> instruction: 0xf7ffe794
 b94:	stmdami	r3!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 b98:			; <UNDEFINED> instruction: 0xf7ff4478
 b9c:			; <UNDEFINED> instruction: 0xe7d2edf4
 ba0:	andeq	r1, r1, r2, lsl r7
 ba4:	andeq	r0, r0, r0, ror r0
 ba8:	andeq	r1, r1, r8, lsl #15
 bac:	andeq	r0, r0, r6, lsl #10
 bb0:	andeq	r1, r1, lr, ror #13
 bb4:	andeq	r0, r0, ip, lsr r6
 bb8:	andeq	r0, r0, r4, lsl #9
 bbc:	andeq	r1, r1, lr, asr r6
 bc0:	andeq	r0, r0, r0, ror #8
 bc4:	andeq	r0, r0, r4, ror r0
 bc8:	andeq	r0, r0, lr, ror r6
 bcc:	muleq	r0, sl, r7
 bd0:			; <UNDEFINED> instruction: 0x000007b0
 bd4:	andeq	r0, r0, r2, ror #14
 bd8:	andeq	r0, r0, r2, ror r5
 bdc:	andeq	r0, r0, r0, lsl #7
 be0:	andeq	r0, r0, sl, ror #10
 be4:	muleq	r0, r2, r5
 be8:	andeq	r0, r0, r0, lsr #11
 bec:	andeq	r0, r0, lr, lsl #13
 bf0:	muleq	r0, r6, r6
 bf4:	andeq	r0, r0, r0, lsl #1
 bf8:	andeq	r0, r0, r8, asr r6
 bfc:	andeq	r0, r0, lr, lsr #10
 c00:	andeq	r0, r0, r6, lsl #10
 c04:	andeq	r0, r0, lr, asr #9
 c08:	andeq	r0, r0, lr, ror r2
 c0c:	andeq	r0, r0, ip, lsl r6
 c10:	andeq	r0, r0, r0, lsr r6
 c14:	andeq	r0, r0, ip, lsr #10
 c18:	ldrdeq	r0, [r0], -r2
 c1c:	andeq	r0, r0, r8, asr #9
 c20:	andeq	r0, r0, sl, asr #10
 c24:	andeq	r0, r0, r0, lsl r5
 c28:	bleq	3cd6c <abort@plt+0x3c528>
 c2c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 c30:	strbtmi	fp, [sl], -r2, lsl #24
 c34:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 c38:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 c3c:	ldrmi	sl, [sl], #776	; 0x308
 c40:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 c44:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 c48:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 c4c:			; <UNDEFINED> instruction: 0xf85a4b06
 c50:	stmdami	r6, {r0, r1, ip, sp}
 c54:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 c58:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
 c5c:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
 c60:	andeq	r1, r1, r4, lsl r3
 c64:	andeq	r0, r0, r4, rrx
 c68:	andeq	r0, r0, ip, ror r0
 c6c:	andeq	r0, r0, r4, lsl #1
 c70:	ldr	r3, [pc, #20]	; c8c <abort@plt+0x448>
 c74:	ldr	r2, [pc, #20]	; c90 <abort@plt+0x44c>
 c78:	add	r3, pc, r3
 c7c:	ldr	r2, [r3, r2]
 c80:	cmp	r2, #0
 c84:	bxeq	lr
 c88:	b	7d8 <__gmon_start__@plt>
 c8c:	strdeq	r1, [r1], -r4
 c90:	andeq	r0, r0, r8, ror r0
 c94:	blmi	1d2cb4 <abort@plt+0x1d2470>
 c98:	bmi	1d1e80 <abort@plt+0x1d163c>
 c9c:	addmi	r4, r3, #2063597568	; 0x7b000000
 ca0:	andle	r4, r3, sl, ror r4
 ca4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ca8:	ldrmi	fp, [r8, -r3, lsl #2]
 cac:	svclt	0x00004770
 cb0:	andeq	r1, r1, ip, asr #7
 cb4:	andeq	r1, r1, r8, asr #7
 cb8:	ldrdeq	r1, [r1], -r0
 cbc:	andeq	r0, r0, ip, rrx
 cc0:	stmdbmi	r9, {r3, fp, lr}
 cc4:	bmi	251eac <abort@plt+0x251668>
 cc8:	bne	251eb4 <abort@plt+0x251670>
 ccc:	svceq	0x00cb447a
 cd0:			; <UNDEFINED> instruction: 0x01a1eb03
 cd4:	andle	r1, r3, r9, asr #32
 cd8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 cdc:	ldrmi	fp, [r8, -r3, lsl #2]
 ce0:	svclt	0x00004770
 ce4:	andeq	r1, r1, r0, lsr #7
 ce8:	muleq	r1, ip, r3
 cec:	andeq	r1, r1, r4, lsr #5
 cf0:	andeq	r0, r0, r8, lsl #1
 cf4:	blmi	2ae11c <abort@plt+0x2ad8d8>
 cf8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 cfc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 d00:	blmi	26f2b4 <abort@plt+0x26ea70>
 d04:	ldrdlt	r5, [r3, -r3]!
 d08:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 d0c:			; <UNDEFINED> instruction: 0xf7ff6818
 d10:			; <UNDEFINED> instruction: 0xf7ffed22
 d14:	blmi	1c0c18 <abort@plt+0x1c03d4>
 d18:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 d1c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 d20:	andeq	r1, r1, sl, ror #6
 d24:	andeq	r1, r1, r4, ror r2
 d28:	andeq	r0, r0, r8, rrx
 d2c:	strdeq	r1, [r1], -r6
 d30:	andeq	r1, r1, sl, asr #6
 d34:	svclt	0x0000e7c4
 d38:	mvnsmi	lr, #737280	; 0xb4000
 d3c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 d40:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 d44:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 d48:	stcl	7, cr15, [lr], #1020	; 0x3fc
 d4c:	blne	1d91f48 <abort@plt+0x1d91704>
 d50:	strhle	r1, [sl], -r6
 d54:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 d58:	svccc	0x0004f855
 d5c:	strbmi	r3, [sl], -r1, lsl #8
 d60:	ldrtmi	r4, [r8], -r1, asr #12
 d64:	adcmi	r4, r6, #152, 14	; 0x2600000
 d68:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 d6c:	svclt	0x000083f8
 d70:	andeq	r1, r1, lr, lsl r1
 d74:	andeq	r1, r1, r4, lsl r1
 d78:	svclt	0x00004770

Disassembly of section .fini:

00000d7c <.fini>:
 d7c:	push	{r3, lr}
 d80:	pop	{r3, pc}
