// Seed: 2032903757
module module_0;
  logic [-1 'h0 : -1 'b0] id_1;
  logic [1 : 1] id_2;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd67,
    parameter id_2  = 32'd63,
    parameter id_27 = 32'd4,
    parameter id_4  = 32'd90
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  logic id_3;
  assign id_3[id_2 : 1] = -1'b0;
  module_0 modCall_1 ();
  logic [ -1 : -1] _id_4;
  wire  [id_4 : 1] id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      _id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      _id_27;
  assign id_7[id_27] = id_2;
  parameter id_28 = ~"";
endmodule
