$comment
	File created using the following command:
		vcd file Clock.msim.vcd -direction
$end
$date
	Sun Oct 18 19:42:40 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module clock_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " enderecoRAMROM_DEBUG [7] $end
$var wire 1 # enderecoRAMROM_DEBUG [6] $end
$var wire 1 $ enderecoRAMROM_DEBUG [5] $end
$var wire 1 % enderecoRAMROM_DEBUG [4] $end
$var wire 1 & enderecoRAMROM_DEBUG [3] $end
$var wire 1 ' enderecoRAMROM_DEBUG [2] $end
$var wire 1 ( enderecoRAMROM_DEBUG [1] $end
$var wire 1 ) enderecoRAMROM_DEBUG [0] $end
$var wire 1 * FPGA_RESET_N $end
$var wire 1 + habilita_t [7] $end
$var wire 1 , habilita_t [6] $end
$var wire 1 - habilita_t [5] $end
$var wire 1 . habilita_t [4] $end
$var wire 1 / habilita_t [3] $end
$var wire 1 0 habilita_t [2] $end
$var wire 1 1 habilita_t [1] $end
$var wire 1 2 habilita_t [0] $end
$var wire 1 3 habilitahex_t [7] $end
$var wire 1 4 habilitahex_t [6] $end
$var wire 1 5 habilitahex_t [5] $end
$var wire 1 6 habilitahex_t [4] $end
$var wire 1 7 habilitahex_t [3] $end
$var wire 1 8 habilitahex_t [2] $end
$var wire 1 9 habilitahex_t [1] $end
$var wire 1 : habilitahex_t [0] $end
$var wire 1 ; HEX0 [6] $end
$var wire 1 < HEX0 [5] $end
$var wire 1 = HEX0 [4] $end
$var wire 1 > HEX0 [3] $end
$var wire 1 ? HEX0 [2] $end
$var wire 1 @ HEX0 [1] $end
$var wire 1 A HEX0 [0] $end
$var wire 1 B HEX1 [6] $end
$var wire 1 C HEX1 [5] $end
$var wire 1 D HEX1 [4] $end
$var wire 1 E HEX1 [3] $end
$var wire 1 F HEX1 [2] $end
$var wire 1 G HEX1 [1] $end
$var wire 1 H HEX1 [0] $end
$var wire 1 I HEX2 [6] $end
$var wire 1 J HEX2 [5] $end
$var wire 1 K HEX2 [4] $end
$var wire 1 L HEX2 [3] $end
$var wire 1 M HEX2 [2] $end
$var wire 1 N HEX2 [1] $end
$var wire 1 O HEX2 [0] $end
$var wire 1 P HEX3 [6] $end
$var wire 1 Q HEX3 [5] $end
$var wire 1 R HEX3 [4] $end
$var wire 1 S HEX3 [3] $end
$var wire 1 T HEX3 [2] $end
$var wire 1 U HEX3 [1] $end
$var wire 1 V HEX3 [0] $end
$var wire 1 W HEX4 [6] $end
$var wire 1 X HEX4 [5] $end
$var wire 1 Y HEX4 [4] $end
$var wire 1 Z HEX4 [3] $end
$var wire 1 [ HEX4 [2] $end
$var wire 1 \ HEX4 [1] $end
$var wire 1 ] HEX4 [0] $end
$var wire 1 ^ HEX5 [6] $end
$var wire 1 _ HEX5 [5] $end
$var wire 1 ` HEX5 [4] $end
$var wire 1 a HEX5 [3] $end
$var wire 1 b HEX5 [2] $end
$var wire 1 c HEX5 [1] $end
$var wire 1 d HEX5 [0] $end
$var wire 1 e KEY [3] $end
$var wire 1 f KEY [2] $end
$var wire 1 g KEY [1] $end
$var wire 1 h KEY [0] $end
$var wire 1 i saidaDaodos_DEBUG [7] $end
$var wire 1 j saidaDaodos_DEBUG [6] $end
$var wire 1 k saidaDaodos_DEBUG [5] $end
$var wire 1 l saidaDaodos_DEBUG [4] $end
$var wire 1 m saidaDaodos_DEBUG [3] $end
$var wire 1 n saidaDaodos_DEBUG [2] $end
$var wire 1 o saidaDaodos_DEBUG [1] $end
$var wire 1 p saidaDaodos_DEBUG [0] $end
$var wire 1 q SW [9] $end
$var wire 1 r SW [8] $end
$var wire 1 s SW [7] $end
$var wire 1 t SW [6] $end
$var wire 1 u SW [5] $end
$var wire 1 v SW [4] $end
$var wire 1 w SW [3] $end
$var wire 1 x SW [2] $end
$var wire 1 y SW [1] $end
$var wire 1 z SW [0] $end

$scope module i1 $end
$var wire 1 { gnd $end
$var wire 1 | vcc $end
$var wire 1 } unknown $end
$var wire 1 ~ devoe $end
$var wire 1 !! devclrn $end
$var wire 1 "! devpor $end
$var wire 1 #! ww_devoe $end
$var wire 1 $! ww_devclrn $end
$var wire 1 %! ww_devpor $end
$var wire 1 &! ww_CLOCK_50 $end
$var wire 1 '! ww_SW [9] $end
$var wire 1 (! ww_SW [8] $end
$var wire 1 )! ww_SW [7] $end
$var wire 1 *! ww_SW [6] $end
$var wire 1 +! ww_SW [5] $end
$var wire 1 ,! ww_SW [4] $end
$var wire 1 -! ww_SW [3] $end
$var wire 1 .! ww_SW [2] $end
$var wire 1 /! ww_SW [1] $end
$var wire 1 0! ww_SW [0] $end
$var wire 1 1! ww_KEY [3] $end
$var wire 1 2! ww_KEY [2] $end
$var wire 1 3! ww_KEY [1] $end
$var wire 1 4! ww_KEY [0] $end
$var wire 1 5! ww_FPGA_RESET_N $end
$var wire 1 6! ww_HEX0 [6] $end
$var wire 1 7! ww_HEX0 [5] $end
$var wire 1 8! ww_HEX0 [4] $end
$var wire 1 9! ww_HEX0 [3] $end
$var wire 1 :! ww_HEX0 [2] $end
$var wire 1 ;! ww_HEX0 [1] $end
$var wire 1 <! ww_HEX0 [0] $end
$var wire 1 =! ww_HEX1 [6] $end
$var wire 1 >! ww_HEX1 [5] $end
$var wire 1 ?! ww_HEX1 [4] $end
$var wire 1 @! ww_HEX1 [3] $end
$var wire 1 A! ww_HEX1 [2] $end
$var wire 1 B! ww_HEX1 [1] $end
$var wire 1 C! ww_HEX1 [0] $end
$var wire 1 D! ww_HEX2 [6] $end
$var wire 1 E! ww_HEX2 [5] $end
$var wire 1 F! ww_HEX2 [4] $end
$var wire 1 G! ww_HEX2 [3] $end
$var wire 1 H! ww_HEX2 [2] $end
$var wire 1 I! ww_HEX2 [1] $end
$var wire 1 J! ww_HEX2 [0] $end
$var wire 1 K! ww_HEX3 [6] $end
$var wire 1 L! ww_HEX3 [5] $end
$var wire 1 M! ww_HEX3 [4] $end
$var wire 1 N! ww_HEX3 [3] $end
$var wire 1 O! ww_HEX3 [2] $end
$var wire 1 P! ww_HEX3 [1] $end
$var wire 1 Q! ww_HEX3 [0] $end
$var wire 1 R! ww_HEX4 [6] $end
$var wire 1 S! ww_HEX4 [5] $end
$var wire 1 T! ww_HEX4 [4] $end
$var wire 1 U! ww_HEX4 [3] $end
$var wire 1 V! ww_HEX4 [2] $end
$var wire 1 W! ww_HEX4 [1] $end
$var wire 1 X! ww_HEX4 [0] $end
$var wire 1 Y! ww_HEX5 [6] $end
$var wire 1 Z! ww_HEX5 [5] $end
$var wire 1 [! ww_HEX5 [4] $end
$var wire 1 \! ww_HEX5 [3] $end
$var wire 1 ]! ww_HEX5 [2] $end
$var wire 1 ^! ww_HEX5 [1] $end
$var wire 1 _! ww_HEX5 [0] $end
$var wire 1 `! ww_habilita_t [7] $end
$var wire 1 a! ww_habilita_t [6] $end
$var wire 1 b! ww_habilita_t [5] $end
$var wire 1 c! ww_habilita_t [4] $end
$var wire 1 d! ww_habilita_t [3] $end
$var wire 1 e! ww_habilita_t [2] $end
$var wire 1 f! ww_habilita_t [1] $end
$var wire 1 g! ww_habilita_t [0] $end
$var wire 1 h! ww_habilitahex_t [7] $end
$var wire 1 i! ww_habilitahex_t [6] $end
$var wire 1 j! ww_habilitahex_t [5] $end
$var wire 1 k! ww_habilitahex_t [4] $end
$var wire 1 l! ww_habilitahex_t [3] $end
$var wire 1 m! ww_habilitahex_t [2] $end
$var wire 1 n! ww_habilitahex_t [1] $end
$var wire 1 o! ww_habilitahex_t [0] $end
$var wire 1 p! ww_saidaDaodos_DEBUG [7] $end
$var wire 1 q! ww_saidaDaodos_DEBUG [6] $end
$var wire 1 r! ww_saidaDaodos_DEBUG [5] $end
$var wire 1 s! ww_saidaDaodos_DEBUG [4] $end
$var wire 1 t! ww_saidaDaodos_DEBUG [3] $end
$var wire 1 u! ww_saidaDaodos_DEBUG [2] $end
$var wire 1 v! ww_saidaDaodos_DEBUG [1] $end
$var wire 1 w! ww_saidaDaodos_DEBUG [0] $end
$var wire 1 x! ww_enderecoRAMROM_DEBUG [7] $end
$var wire 1 y! ww_enderecoRAMROM_DEBUG [6] $end
$var wire 1 z! ww_enderecoRAMROM_DEBUG [5] $end
$var wire 1 {! ww_enderecoRAMROM_DEBUG [4] $end
$var wire 1 |! ww_enderecoRAMROM_DEBUG [3] $end
$var wire 1 }! ww_enderecoRAMROM_DEBUG [2] $end
$var wire 1 ~! ww_enderecoRAMROM_DEBUG [1] $end
$var wire 1 !" ww_enderecoRAMROM_DEBUG [0] $end
$var wire 1 "" \SW[4]~input_o\ $end
$var wire 1 #" \SW[5]~input_o\ $end
$var wire 1 $" \SW[6]~input_o\ $end
$var wire 1 %" \SW[7]~input_o\ $end
$var wire 1 &" \SW[8]~input_o\ $end
$var wire 1 '" \SW[9]~input_o\ $end
$var wire 1 (" \KEY[0]~input_o\ $end
$var wire 1 )" \KEY[1]~input_o\ $end
$var wire 1 *" \FPGA_RESET_N~input_o\ $end
$var wire 1 +" \KEY[2]~input_o\ $end
$var wire 1 ," \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 -" \CLOCK_50~input_o\ $end
$var wire 1 ." \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 /" \processador|inc|Add0~1_sumout\ $end
$var wire 1 0" \processador|inc|Add0~2\ $end
$var wire 1 1" \processador|inc|Add0~25_sumout\ $end
$var wire 1 2" \processador|inc|Add0~26\ $end
$var wire 1 3" \processador|inc|Add0~5_sumout\ $end
$var wire 1 4" \processador|inc|Add0~6\ $end
$var wire 1 5" \processador|inc|Add0~29_sumout\ $end
$var wire 1 6" \processador|inc|Add0~30\ $end
$var wire 1 7" \processador|inc|Add0~9_sumout\ $end
$var wire 1 8" \processador|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 9" \processador|inc|Add0~10\ $end
$var wire 1 :" \processador|inc|Add0~13_sumout\ $end
$var wire 1 ;" \processador|inc|Add0~14\ $end
$var wire 1 <" \processador|inc|Add0~17_sumout\ $end
$var wire 1 =" \processador|inc|Add0~18\ $end
$var wire 1 >" \processador|inc|Add0~21_sumout\ $end
$var wire 1 ?" \processador|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 @" \processador|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 A" \processador|ROM|memROM~8_combout\ $end
$var wire 1 B" \processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 C" \processador|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 D" \processador|ROM|memROM~11_combout\ $end
$var wire 1 E" \processador|ROM|memROM~9_combout\ $end
$var wire 1 F" \processador|UC|Equal2~0_combout\ $end
$var wire 1 G" \processador|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 H" \processador|ROM|memROM~0_combout\ $end
$var wire 1 I" \processador|ROM|memROM~10_combout\ $end
$var wire 1 J" \processador|ROM|memROM~12_combout\ $end
$var wire 1 K" \processador|UC|Equal2~1_combout\ $end
$var wire 1 L" \processador|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 M" \processador|ROM|memROM~1_combout\ $end
$var wire 1 N" \processador|ROM|memROM~7_combout\ $end
$var wire 1 O" \processador|ROM|memROM~15_combout\ $end
$var wire 1 P" \processador|UC|Equal2~2_combout\ $end
$var wire 1 Q" \processador|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 R" \processador|ROM|memROM~14_combout\ $end
$var wire 1 S" \processador|ROM|memROM~13_combout\ $end
$var wire 1 T" \processador|Registradores|registrador~151_combout\ $end
$var wire 1 U" \processador|Registradores|registrador~31_q\ $end
$var wire 1 V" \processador|Registradores|registrador~149_combout\ $end
$var wire 1 W" \processador|Registradores|registrador~14_q\ $end
$var wire 1 X" \processador|Registradores|registrador~30DUPLICATE_q\ $end
$var wire 1 Y" \processador|Registradores|registrador~152_combout\ $end
$var wire 1 Z" \processador|Registradores|registrador~38_q\ $end
$var wire 1 [" \processador|ROM|memROM~16_combout\ $end
$var wire 1 \" \processador|ROM|memROM~4_combout\ $end
$var wire 1 ]" \processador|Registradores|registrador~150_combout\ $end
$var wire 1 ^" \processador|Registradores|registrador~22_q\ $end
$var wire 1 _" \processador|ROM|memROM~2_combout\ $end
$var wire 1 `" \processador|ROM|memROM~5_combout\ $end
$var wire 1 a" \processador|Registradores|registrador~142_combout\ $end
$var wire 1 b" \KEY[3]~input_o\ $end
$var wire 1 c" \Decoder|LessThan0~0_combout\ $end
$var wire 1 d" \processador|Registradores|registrador~21_q\ $end
$var wire 1 e" \processador|Registradores|registrador~13_q\ $end
$var wire 1 f" \processador|Registradores|registrador~37_q\ $end
$var wire 1 g" \processador|Registradores|registrador~141_combout\ $end
$var wire 1 h" \processador|ULA|Add0~34_cout\ $end
$var wire 1 i" \processador|ULA|Add0~1_sumout\ $end
$var wire 1 j" \SW[3]~input_o\ $end
$var wire 1 k" \SW[1]~input_o\ $end
$var wire 1 l" \SW[0]~input_o\ $end
$var wire 1 m" \SW[2]~input_o\ $end
$var wire 1 n" \processador|ROM|memROM~3_combout\ $end
$var wire 1 o" \processador|ROM|memROM~6_combout\ $end
$var wire 1 p" \interfaceChaves|Mux0~0_combout\ $end
$var wire 1 q" \processador|MUX_ULA|saida_MUX[0]~7_combout\ $end
$var wire 1 r" \processador|Registradores|registrador~29_q\ $end
$var wire 1 s" \processador|ULA|Add0~2\ $end
$var wire 1 t" \processador|ULA|Add0~5_sumout\ $end
$var wire 1 u" \processador|MUX_ULA|saida_MUX[1]~0_combout\ $end
$var wire 1 v" \processador|Registradores|registrador~30_q\ $end
$var wire 1 w" \processador|ULA|Add0~6\ $end
$var wire 1 x" \processador|ULA|Add0~9_sumout\ $end
$var wire 1 y" \processador|MUX_ULA|saida_MUX[2]~1_combout\ $end
$var wire 1 z" \processador|Registradores|registrador~15_q\ $end
$var wire 1 {" \processador|Registradores|registrador~31DUPLICATE_q\ $end
$var wire 1 |" \processador|Registradores|registrador~39_q\ $end
$var wire 1 }" \processador|Registradores|registrador~23_q\ $end
$var wire 1 ~" \processador|Registradores|registrador~143_combout\ $end
$var wire 1 !# \processador|Registradores|registrador~32_q\ $end
$var wire 1 "# \processador|Registradores|registrador~16_q\ $end
$var wire 1 ## \processador|ULA|Add0~10\ $end
$var wire 1 $# \processador|ULA|Add0~13_sumout\ $end
$var wire 1 %# \processador|MUX_ULA|saida_MUX[3]~2_combout\ $end
$var wire 1 &# \processador|Registradores|registrador~24_q\ $end
$var wire 1 '# \processador|Registradores|registrador~40_q\ $end
$var wire 1 (# \processador|Registradores|registrador~144_combout\ $end
$var wire 1 )# \interfaceHEX|conversorHex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *# \Decoder|Equal0~0_combout\ $end
$var wire 1 +# \interfaceHEX|conversorHex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ,# \interfaceHEX|conversorHex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 -# \interfaceHEX|conversorHex0|saida7seg[2]~feeder_combout\ $end
$var wire 1 .# \interfaceHEX|conversorHex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 /# \interfaceHEX|conversorHex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 0# \interfaceHEX|conversorHex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 1# \interfaceHEX|conversorHex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 2# \processador|Registradores|registrador~35_q\ $end
$var wire 1 3# \processador|Registradores|registrador~19_q\ $end
$var wire 1 4# \processador|Registradores|registrador~18_q\ $end
$var wire 1 5# \processador|Registradores|registrador~42_q\ $end
$var wire 1 6# \processador|Registradores|registrador~26_q\ $end
$var wire 1 7# \processador|Registradores|registrador~146_combout\ $end
$var wire 1 8# \processador|Registradores|registrador~17_q\ $end
$var wire 1 9# \processador|Registradores|registrador~41_q\ $end
$var wire 1 :# \processador|Registradores|registrador~25_q\ $end
$var wire 1 ;# \processador|Registradores|registrador~145_combout\ $end
$var wire 1 <# \processador|ULA|Add0~14\ $end
$var wire 1 =# \processador|ULA|Add0~17_sumout\ $end
$var wire 1 ># \processador|MUX_ULA|saida_MUX[4]~3_combout\ $end
$var wire 1 ?# \processador|Registradores|registrador~33_q\ $end
$var wire 1 @# \processador|ULA|Add0~18\ $end
$var wire 1 A# \processador|ULA|Add0~21_sumout\ $end
$var wire 1 B# \processador|MUX_ULA|saida_MUX[5]~4_combout\ $end
$var wire 1 C# \processador|Registradores|registrador~34_q\ $end
$var wire 1 D# \processador|ULA|Add0~22\ $end
$var wire 1 E# \processador|ULA|Add0~25_sumout\ $end
$var wire 1 F# \processador|MUX_ULA|saida_MUX[6]~5_combout\ $end
$var wire 1 G# \processador|Registradores|registrador~35DUPLICATE_q\ $end
$var wire 1 H# \processador|Registradores|registrador~43_q\ $end
$var wire 1 I# \processador|Registradores|registrador~27_q\ $end
$var wire 1 J# \processador|Registradores|registrador~147_combout\ $end
$var wire 1 K# \processador|Registradores|registrador~36_q\ $end
$var wire 1 L# \processador|ULA|Add0~26\ $end
$var wire 1 M# \processador|ULA|Add0~29_sumout\ $end
$var wire 1 N# \processador|MUX_ULA|saida_MUX[7]~6_combout\ $end
$var wire 1 O# \processador|Registradores|registrador~20_q\ $end
$var wire 1 P# \processador|Registradores|registrador~44_q\ $end
$var wire 1 Q# \processador|Registradores|registrador~28_q\ $end
$var wire 1 R# \processador|Registradores|registrador~148_combout\ $end
$var wire 1 S# \interfaceHEX|conversorHex1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 T# \Decoder|Equal1~0_combout\ $end
$var wire 1 U# \interfaceHEX|conversorHex1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 V# \interfaceHEX|conversorHex1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 W# \interfaceHEX|conversorHex1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 X# \interfaceHEX|conversorHex1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Y# \interfaceHEX|conversorHex1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 Z# \interfaceHEX|conversorHex1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 [# \Decoder|Equal2~0_combout\ $end
$var wire 1 \# \Decoder|habilita[1]~0_combout\ $end
$var wire 1 ]# \processador|PC|DOUT\ [7] $end
$var wire 1 ^# \processador|PC|DOUT\ [6] $end
$var wire 1 _# \processador|PC|DOUT\ [5] $end
$var wire 1 `# \processador|PC|DOUT\ [4] $end
$var wire 1 a# \processador|PC|DOUT\ [3] $end
$var wire 1 b# \processador|PC|DOUT\ [2] $end
$var wire 1 c# \processador|PC|DOUT\ [1] $end
$var wire 1 d# \processador|PC|DOUT\ [0] $end
$var wire 1 e# \interfaceHEX|conversorHex0|saida7seg\ [6] $end
$var wire 1 f# \interfaceHEX|conversorHex0|saida7seg\ [5] $end
$var wire 1 g# \interfaceHEX|conversorHex0|saida7seg\ [4] $end
$var wire 1 h# \interfaceHEX|conversorHex0|saida7seg\ [3] $end
$var wire 1 i# \interfaceHEX|conversorHex0|saida7seg\ [2] $end
$var wire 1 j# \interfaceHEX|conversorHex0|saida7seg\ [1] $end
$var wire 1 k# \interfaceHEX|conversorHex0|saida7seg\ [0] $end
$var wire 1 l# \interfaceHEX|conversorHex2|saida7seg\ [6] $end
$var wire 1 m# \interfaceHEX|conversorHex2|saida7seg\ [5] $end
$var wire 1 n# \interfaceHEX|conversorHex2|saida7seg\ [4] $end
$var wire 1 o# \interfaceHEX|conversorHex2|saida7seg\ [3] $end
$var wire 1 p# \interfaceHEX|conversorHex2|saida7seg\ [2] $end
$var wire 1 q# \interfaceHEX|conversorHex2|saida7seg\ [1] $end
$var wire 1 r# \interfaceHEX|conversorHex2|saida7seg\ [0] $end
$var wire 1 s# \interfaceHEX|conversorHex1|saida7seg\ [6] $end
$var wire 1 t# \interfaceHEX|conversorHex1|saida7seg\ [5] $end
$var wire 1 u# \interfaceHEX|conversorHex1|saida7seg\ [4] $end
$var wire 1 v# \interfaceHEX|conversorHex1|saida7seg\ [3] $end
$var wire 1 w# \interfaceHEX|conversorHex1|saida7seg\ [2] $end
$var wire 1 x# \interfaceHEX|conversorHex1|saida7seg\ [1] $end
$var wire 1 y# \interfaceHEX|conversorHex1|saida7seg\ [0] $end
$var wire 1 z# \processador|Registradores|ALT_INV_registrador~35DUPLICATE_q\ $end
$var wire 1 {# \processador|Registradores|ALT_INV_registrador~31DUPLICATE_q\ $end
$var wire 1 |# \processador|Registradores|ALT_INV_registrador~30DUPLICATE_q\ $end
$var wire 1 }# \processador|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ~# \processador|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 !$ \processador|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 "$ \processador|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 #$ \processador|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 $$ \processador|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 %$ \processador|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 &$ \processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 '$ \ALT_INV_SW[3]~input_o\ $end
$var wire 1 ($ \ALT_INV_SW[2]~input_o\ $end
$var wire 1 )$ \ALT_INV_SW[1]~input_o\ $end
$var wire 1 *$ \ALT_INV_SW[0]~input_o\ $end
$var wire 1 +$ \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 ,$ \processador|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 -$ \processador|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 .$ \processador|UC|ALT_INV_Equal2~2_combout\ $end
$var wire 1 /$ \processador|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 0$ \processador|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 1$ \interfaceChaves|ALT_INV_Mux0~0_combout\ $end
$var wire 1 2$ \processador|UC|ALT_INV_Equal2~1_combout\ $end
$var wire 1 3$ \processador|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 4$ \processador|UC|ALT_INV_Equal2~0_combout\ $end
$var wire 1 5$ \processador|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 6$ \processador|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 7$ \processador|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 8$ \processador|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 9$ \interfaceHEX|conversorHex0|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 :$ \processador|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 ;$ \processador|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 <$ \processador|Registradores|ALT_INV_registrador~148_combout\ $end
$var wire 1 =$ \processador|Registradores|ALT_INV_registrador~44_q\ $end
$var wire 1 >$ \processador|Registradores|ALT_INV_registrador~36_q\ $end
$var wire 1 ?$ \processador|Registradores|ALT_INV_registrador~28_q\ $end
$var wire 1 @$ \processador|Registradores|ALT_INV_registrador~20_q\ $end
$var wire 1 A$ \processador|Registradores|ALT_INV_registrador~147_combout\ $end
$var wire 1 B$ \processador|Registradores|ALT_INV_registrador~43_q\ $end
$var wire 1 C$ \processador|Registradores|ALT_INV_registrador~35_q\ $end
$var wire 1 D$ \processador|Registradores|ALT_INV_registrador~27_q\ $end
$var wire 1 E$ \processador|Registradores|ALT_INV_registrador~19_q\ $end
$var wire 1 F$ \processador|Registradores|ALT_INV_registrador~146_combout\ $end
$var wire 1 G$ \processador|Registradores|ALT_INV_registrador~42_q\ $end
$var wire 1 H$ \processador|Registradores|ALT_INV_registrador~34_q\ $end
$var wire 1 I$ \processador|Registradores|ALT_INV_registrador~26_q\ $end
$var wire 1 J$ \processador|Registradores|ALT_INV_registrador~18_q\ $end
$var wire 1 K$ \processador|Registradores|ALT_INV_registrador~145_combout\ $end
$var wire 1 L$ \processador|Registradores|ALT_INV_registrador~41_q\ $end
$var wire 1 M$ \processador|Registradores|ALT_INV_registrador~33_q\ $end
$var wire 1 N$ \processador|Registradores|ALT_INV_registrador~25_q\ $end
$var wire 1 O$ \processador|Registradores|ALT_INV_registrador~17_q\ $end
$var wire 1 P$ \processador|Registradores|ALT_INV_registrador~144_combout\ $end
$var wire 1 Q$ \processador|Registradores|ALT_INV_registrador~40_q\ $end
$var wire 1 R$ \processador|Registradores|ALT_INV_registrador~32_q\ $end
$var wire 1 S$ \processador|Registradores|ALT_INV_registrador~24_q\ $end
$var wire 1 T$ \processador|Registradores|ALT_INV_registrador~16_q\ $end
$var wire 1 U$ \processador|Registradores|ALT_INV_registrador~143_combout\ $end
$var wire 1 V$ \processador|Registradores|ALT_INV_registrador~39_q\ $end
$var wire 1 W$ \processador|Registradores|ALT_INV_registrador~31_q\ $end
$var wire 1 X$ \processador|Registradores|ALT_INV_registrador~23_q\ $end
$var wire 1 Y$ \processador|Registradores|ALT_INV_registrador~15_q\ $end
$var wire 1 Z$ \processador|Registradores|ALT_INV_registrador~142_combout\ $end
$var wire 1 [$ \processador|Registradores|ALT_INV_registrador~38_q\ $end
$var wire 1 \$ \processador|Registradores|ALT_INV_registrador~30_q\ $end
$var wire 1 ]$ \processador|Registradores|ALT_INV_registrador~22_q\ $end
$var wire 1 ^$ \processador|Registradores|ALT_INV_registrador~14_q\ $end
$var wire 1 _$ \processador|Registradores|ALT_INV_registrador~141_combout\ $end
$var wire 1 `$ \processador|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 a$ \processador|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 b$ \processador|Registradores|ALT_INV_registrador~37_q\ $end
$var wire 1 c$ \processador|Registradores|ALT_INV_registrador~29_q\ $end
$var wire 1 d$ \processador|Registradores|ALT_INV_registrador~21_q\ $end
$var wire 1 e$ \processador|Registradores|ALT_INV_registrador~13_q\ $end
$var wire 1 f$ \Decoder|ALT_INV_habilita[1]~0_combout\ $end
$var wire 1 g$ \processador|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 h$ \Decoder|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 i$ \processador|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 j$ \processador|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 k$ \processador|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 l$ \processador|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 m$ \processador|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 n$ \processador|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 o$ \processador|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 p$ \processador|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 q$ \processador|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 r$ \processador|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 s$ \processador|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 t$ \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 u$ \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 v$ \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 w$ \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 x$ \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 y$ \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 z$ \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 {$ \processador|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0*
0{
1|
x}
1~
1!!
1"!
1#!
1$!
1%!
0&!
05!
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
x,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
1D"
1E"
0F"
0G"
1H"
1I"
1J"
1K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
1n"
1o"
0p"
1q"
0r"
1s"
0t"
1u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
1@#
0A#
0B#
0C#
1D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
1\#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
00$
11$
02$
03$
14$
05$
06$
07$
08$
19$
1:$
0;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
0f$
0g$
1h$
1i$
0j$
0k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
0e
0f
0g
0h
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
1!"
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
0"
0#
0$
0%
0&
0'
1(
1)
0+
0,
0-
0.
0/
00
01
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0i
0j
0k
0l
0m
0n
0o
0p
$end
#30000
1!
1&!
1-"
1."
1d#
1B"
1^"
1d"
0d$
0]$
0&$
0{$
0/"
10"
1R"
0S"
0n"
1g$
10$
0/$
11"
1T"
0]"
0o"
1;$
0u"
0~!
0(
#60000
0!
0&!
0-"
0."
#90000
1!
1&!
1-"
1."
0d#
1c#
0B"
1C"
1r"
0c$
0~#
1&$
0z$
1{$
1/"
00"
01"
12"
1["
1S"
0D"
0I"
0M"
1O"
0-$
1j$
16$
15$
00$
0,$
13"
11"
02"
1\"
1F"
0K"
1P"
0T"
1Y"
0q"
1i"
0s"
03"
0s$
0.$
12$
04$
0a$
0!"
1t"
0w"
1a"
1g"
0h"
0i"
1s"
0t"
1x"
0##
1$#
0<#
1=#
0@#
1A#
0D#
1E#
0L#
1M#
1q"
0r$
0)
0x"
0l$
0m$
0n$
0o$
0p$
0q$
1r$
1s$
0_$
0Z$
1u"
0M#
0E#
0A#
0=#
0$#
1t"
1i"
0s"
1q$
0t"
1w"
0i"
1s"
1/#
10#
01#
0q"
0u"
1y"
1%#
1>#
1B#
1F#
1N#
0s$
0r$
1p$
1o$
1n$
1m$
1l$
0y"
1t"
0w"
1s$
1r$
1w!
1v!
0N#
0F#
0B#
0>#
0%#
1u"
1q"
0t"
1w"
1x"
0r$
0u"
0q"
0x"
0q$
1r$
1p
1o
1u"
1x"
1q$
0u"
1y"
0q$
0y"
1y"
#120000
0!
0&!
0-"
0."
#150000
1!
1&!
1-"
1."
1d#
1B"
1|"
0V$
0&$
0{$
0/"
10"
1_"
1D"
0O"
0R"
0S"
10$
1/$
1-$
05$
0i$
01"
12"
1`"
1c"
1*#
0F"
0P"
1i"
0s"
0Y"
13"
0s$
1.$
14$
0h$
0`$
1t"
0w"
0a"
0g"
1~"
0y"
1h"
0i"
1s"
0t"
1w"
0x"
1##
1$#
1=#
1A#
1E#
1M#
0r$
1x"
0##
0l$
0m$
0n$
0o$
0p$
1q$
1r$
1s$
0U$
1_$
1Z$
1o!
1y!
0$#
1<#
0x"
1##
1t"
1i"
0q$
0g!
0t"
0i"
1x"
1)#
1.#
00#
1$#
0<#
0s$
0r$
1q$
1p$
1:
1#
0$#
1<#
0=#
1@#
0p$
0q$
1s$
1r$
02
1u!
0w!
0v!
1=#
0@#
1o$
1p$
0A#
1D#
0=#
1@#
0o$
0p
0o
1n
1A#
0D#
1o$
1n$
0A#
1D#
0E#
1L#
0n$
1E#
0L#
1m$
1n$
0M#
0E#
1L#
0m$
1M#
1m$
1l$
0M#
0l$
1l$
#180000
0!
0&!
0-"
0."
#210000
1!
1&!
1-"
1."
0d#
0c#
1b#
0B"
0C"
1L"
1k#
1h#
1g#
0%$
1~#
1&$
0y$
1z$
1{$
1/"
00"
11"
02"
03"
14"
1M"
0["
1,$
0j$
18!
19!
1<!
15"
13"
04"
01"
0*#
1T#
0\"
1A
1>
1=
05"
1a$
1!"
1g"
0~"
1)
1U$
0_$
1n!
0o!
1i"
0x"
10#
11#
0:
19
1q$
0s$
0u!
1w!
1p
0n
#240000
0!
0&!
0-"
0."
#270000
1!
1&!
1-"
1."
1d#
1B"
1s#
0&$
0{$
0/"
10"
1["
0_"
1I"
1N"
1n"
0T#
0g$
0:$
06$
1i$
0,$
1=!
11"
1\"
0`"
1K"
1V"
1o"
1B
0;$
02$
1`$
0a$
0n!
1}!
1|!
1a"
1q"
1y"
1%#
1u"
09
1'
1&
0Z$
1~!
0y!
1t"
0)#
0.#
01#
1(
0#
0r$
1v!
1o
#300000
0!
0&!
0-"
0."
#330000
1!
1&!
1-"
1."
0d#
1c#
0B"
1C"
1W"
1e"
1z"
1"#
0T$
0Y$
0e$
0^$
0~#
1&$
0z$
1{$
1/"
00"
01"
12"
0["
0N"
0c"
0D"
0E"
0I"
0M"
0n"
0t"
0i"
1x"
0##
1$#
0<#
0p$
0q$
1s$
1r$
1g$
1j$
16$
17$
15$
1h$
1:$
1,$
1=#
0@#
0$#
03"
14"
11"
02"
0\"
0J"
0K"
0o"
0q"
0y"
0%#
1p$
0o$
13"
04"
15"
1A#
0D#
1;$
12$
13$
1a$
0!"
0}!
0|!
0n$
1g!
1~"
1(#
0V"
0u"
1E#
0L#
05"
0)
0'
0&
0m$
0P$
0U$
12
0~!
1M#
0x"
1##
1$#
1+#
1,#
1.#
0/#
00#
0l$
0(
09$
0p$
1q$
1t!
1u!
0$#
1<#
1-#
1p$
1n
1m
0=#
1@#
1o$
0A#
1D#
1n$
0E#
1L#
1m$
0M#
1l$
#360000
0!
0&!
0-"
0."
#390000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
01"
12"
03"
14"
15"
#420000
0!
0&!
0-"
0."
#450000
1!
1&!
1-"
1."
0d#
0c#
0b#
1a#
0B"
0C"
0L"
1Q"
0}#
1%$
1~#
1&$
0x$
1y$
1z$
1{$
1/"
00"
11"
02"
13"
04"
05"
16"
17"
15"
06"
03"
01"
07"
#480000
0!
0&!
0-"
0."
#510000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
11"
#540000
0!
0&!
0-"
0."
#570000
1!
1&!
1-"
1."
0d#
1c#
0B"
1C"
0~#
1&$
0z$
1{$
1/"
00"
01"
12"
1["
0,$
13"
11"
02"
03"
#600000
0!
0&!
0-"
0."
#630000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
01"
12"
13"
#660000
0!
0&!
0-"
0."
#690000
1!
1&!
1-"
1."
0d#
0c#
1b#
0B"
0C"
1L"
0%$
1~#
1&$
0y$
1z$
1{$
1/"
00"
11"
02"
03"
14"
0["
1,$
05"
16"
13"
04"
01"
15"
06"
17"
07"
#720000
0!
0&!
0-"
0."
#750000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
1["
0,$
11"
#780000
0!
0&!
0-"
0."
#810000
1!
1&!
1-"
1."
0d#
1c#
0B"
1C"
0~#
1&$
0z$
1{$
1/"
00"
01"
12"
0["
1,$
03"
14"
11"
02"
13"
04"
05"
16"
17"
15"
06"
07"
#840000
0!
0&!
0-"
0."
#870000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
01"
12"
03"
14"
05"
16"
17"
#900000
0!
0&!
0-"
0."
#930000
1!
1&!
1-"
1."
1`#
0d#
0c#
0b#
0a#
18"
0B"
0C"
0L"
0Q"
1}#
1%$
1~#
1&$
0$$
1x$
1y$
1z$
1{$
0w$
07"
19"
0H"
1/"
00"
11"
02"
13"
04"
15"
06"
1D"
1I"
1S"
1n"
0g$
00$
06$
05$
1k$
17"
09"
05"
03"
01"
1:"
0S"
0:"
10$
#960000
0!
0&!
0-"
0."
#990000
1!
1&!
1-"
1."
1d#
1B"
0&$
0{$
0/"
10"
1R"
0n"
1g$
0/$
11"
#1000000
