Fitter report for top_level
Sun Jan 15 20:09:56 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Non-Global High Fan-Out Signals
 20. Other Routing Usage Summary
 21. LAB Logic Elements
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. Fitter Device Options
 26. Operating Settings and Conditions
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Jan 15 20:09:56 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; top_level                                       ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5AT144A7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 110 / 4,608 ( 2 % )                             ;
;     Total combinational functions  ; 110 / 4,608 ( 2 % )                             ;
;     Dedicated logic registers      ; 0 / 4,608 ( 0 % )                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 40 / 89 ( 45 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C5AT144A7                   ;                                ;
; Minimum Core Junction Temperature                                          ; -40                            ;                                ;
; Maximum Core Junction Temperature                                          ; 125                            ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 154 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 154 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 151     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/sebsikora/altera/projects/pdp-8/top_level/output_files/top_level.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 110 / 4,608 ( 2 % ) ;
;     -- Combinational with no register       ; 110                 ;
;     -- Register only                        ; 0                   ;
;     -- Combinational with a register        ; 0                   ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 79                  ;
;     -- 3 input functions                    ; 7                   ;
;     -- <=2 input functions                  ; 24                  ;
;     -- Register only                        ; 0                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 110                 ;
;     -- arithmetic mode                      ; 0                   ;
;                                             ;                     ;
; Total registers*                            ; 0 / 4,851 ( 0 % )   ;
;     -- Dedicated logic registers            ; 0 / 4,608 ( 0 % )   ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 8 / 288 ( 3 % )     ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 40 / 89 ( 45 % )    ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )      ;
;                                             ;                     ;
; Global signals                              ; 0                   ;
; M4Ks                                        ; 0 / 26 ( 0 % )      ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global clocks                               ; 0 / 8 ( 0 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%        ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%        ;
; Maximum fan-out                             ; 40                  ;
; Highest non-global fan-out                  ; 40                  ;
; Total fan-out                               ; 409                 ;
; Average fan-out                             ; 2.67                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 110 / 4608 ( 2 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 110                ; 0                              ;
;     -- Register only                        ; 0                  ; 0                              ;
;     -- Combinational with a register        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 79                 ; 0                              ;
;     -- 3 input functions                    ; 7                  ; 0                              ;
;     -- <=2 input functions                  ; 24                 ; 0                              ;
;     -- Register only                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 110                ; 0                              ;
;     -- arithmetic mode                      ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 0                  ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 4608 ( 0 % )   ; 0 / 4608 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 8 / 288 ( 3 % )    ; 0 / 288 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 40                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )     ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 409                ; 0                              ;
;     -- Registered Connections               ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 16                 ; 0                              ;
;     -- Output Ports                         ; 24                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; START               ; 53    ; 4        ; 9            ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; STEP                ; 4     ; 1        ; 0            ; 13           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk_in              ; 64    ; 4        ; 21           ; 0            ; 1           ; 38                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[0]  ; 113   ; 2        ; 26           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[10] ; 97    ; 3        ; 28           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[11] ; 73    ; 3        ; 28           ; 1            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[1]  ; 99    ; 3        ; 28           ; 11           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[2]  ; 75    ; 3        ; 28           ; 2            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[3]  ; 88    ; 3        ; 28           ; 7            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[4]  ; 89    ; 3        ; 28           ; 7            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[5]  ; 90    ; 3        ; 28           ; 7            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[6]  ; 91    ; 3        ; 28           ; 7            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[7]  ; 79    ; 3        ; 28           ; 5            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[8]  ; 104   ; 3        ; 28           ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; mem_data_bus_in[9]  ; 93    ; 3        ; 28           ; 8            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; not_reset           ; 71    ; 4        ; 26           ; 0            ; 1           ; 35                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; mem_addr_bus_out[0]  ; 125   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[10] ; 120   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[11] ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[1]  ; 118   ; 2        ; 21           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[2]  ; 126   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[3]  ; 114   ; 2        ; 26           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[4]  ; 55    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[5]  ; 121   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[6]  ; 112   ; 2        ; 26           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[7]  ; 115   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[8]  ; 122   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr_bus_out[9]  ; 119   ; 2        ; 21           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[0]  ; 101   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[10] ; 100   ; 3        ; 28           ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[11] ; 69    ; 4        ; 26           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[1]  ; 96    ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[2]  ; 86    ; 3        ; 28           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[3]  ; 81    ; 3        ; 28           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[4]  ; 87    ; 3        ; 28           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[5]  ; 80    ; 3        ; 28           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[6]  ; 94    ; 3        ; 28           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[7]  ; 74    ; 3        ; 28           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[8]  ; 103   ; 3        ; 28           ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_data_bus_out[9]  ; 92    ; 3        ; 28           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 3 / 19 ( 16 % )   ; 3.3V          ; --           ;
; 2        ; 12 / 23 ( 52 % )  ; 3.3V          ; --           ;
; 3        ; 23 / 23 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 5 / 24 ( 21 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; STEP                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; START                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; mem_addr_bus_out[4]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 64       ; 75         ; 4        ; clk_in                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; mem_data_bus_out[11]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; not_reset                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; mem_data_bus_in[11]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 85         ; 3        ; mem_data_bus_out[7]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 86         ; 3        ; mem_data_bus_in[2]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; mem_data_bus_in[7]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 80       ; 97         ; 3        ; mem_data_bus_out[5]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ; 98         ; 3        ; mem_data_bus_out[3]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; mem_data_bus_out[2]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 104        ; 3        ; mem_data_bus_out[4]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 105        ; 3        ; mem_data_bus_in[3]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 89       ; 106        ; 3        ; mem_data_bus_in[4]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 90       ; 107        ; 3        ; mem_data_bus_in[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 91       ; 108        ; 3        ; mem_data_bus_in[6]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 92       ; 109        ; 3        ; mem_data_bus_out[9]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 93       ; 110        ; 3        ; mem_data_bus_in[9]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 94       ; 111        ; 3        ; mem_data_bus_out[6]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; mem_data_bus_out[1]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 97       ; 113        ; 3        ; mem_data_bus_in[10]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; mem_data_bus_in[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 120        ; 3        ; mem_data_bus_out[10]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 121        ; 3        ; mem_data_bus_out[0]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; mem_data_bus_out[8]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 126        ; 3        ; mem_data_bus_in[8]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; mem_addr_bus_out[6]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 128        ; 2        ; mem_data_bus_in[0]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 129        ; 2        ; mem_addr_bus_out[3]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 130        ; 2        ; mem_addr_bus_out[7]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; mem_addr_bus_out[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 135        ; 2        ; mem_addr_bus_out[9]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 137        ; 2        ; mem_addr_bus_out[10]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 138        ; 2        ; mem_addr_bus_out[5]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ; 139        ; 2        ; mem_addr_bus_out[8]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; mem_addr_bus_out[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 145        ; 2        ; mem_addr_bus_out[2]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; mem_addr_bus_out[11]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 133      ; 154        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 162        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                         ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                       ; 110 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 40   ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; |top_level                                                                                                                                                                                  ; work         ;
;    |control_subsystem:control_subsystem_0|       ; 42 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0                                                                                                                                            ; work         ;
;       |clock_generator:clock_generator_0|        ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0                                                                                                          ; work         ;
;          |AND_gate:and_1|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1                                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0                                                                                      ; work         ;
;             |NAND_gate:nand_1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                     ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                     ; work         ;
;       |control_logic:control_matrix|             ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix                                                                                                               ; work         ;
;       |register_5_bit:register_5_bit_0|          ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0                                                                                                            ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2                                                                                        ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                       ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4                                                                                        ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1                                                                   ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                       ; work         ;
;       |state_generator:state_generator_0|        ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0                                                                                                          ; work         ;
;          |s_state_generator:s_state_generator_0| ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0                                                                    ; work         ;
;             |counter_3_bit_with_load:counter|    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter                                    ; work         ;
;                |ms_jk_ff:ff_0|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0                      ; work         ;
;                   |NAND_gate:nand_1|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ff_1|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1                      ; work         ;
;                   |NAND_gate:nand_1|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ff_2|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2                      ; work         ;
;                   |NAND_gate:nand_1|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1     ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5     ; work         ;
;             |decoder_3_to_8:decoder|             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder                                             ; work         ;
;                |AND_3_gate:and_3_1|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_1                          ; work         ;
;          |t_state_generator:t_state_generator_0| ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0                                                                    ; work         ;
;             |counter_3_bit:counter_3_0|          ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0                                          ; work         ;
;                |ms_jk_ff:ms_jk_ff_0|             ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0                      ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_5|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ms_jk_ff_1|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1                      ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5     ; work         ;
;                |ms_jk_ff:ms_jk_ff_2|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2                      ; work         ;
;                   |NAND_3_gate:nand_3_3|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3 ; work         ;
;                   |NAND_gate:nand_5|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5     ; work         ;
;    |register_array:register_array_0|             ; 68 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0                                                                                                                                                  ; work         ;
;       |register_12_bit:MD_register|              ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register                                                                                                                      ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10                                                                                                 ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11                                                                                                 ; work         ;
;             |NAND_3_gate:nand_3_1|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1                                                                            ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1                                                                                ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                                 ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9                                                                                                  ; work         ;
;             |NAND_gate:nand_1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1                                                                                 ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                                 ; work         ;
;       |register_12_bit_split:MA_register|        ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register                                                                                                                ; work         ;
;          |ms_jk_ff:ms_jk_ff_0|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_10|                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_11|                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11                                                                                           ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3                                                                      ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5                                                                          ; work         ;
;          |ms_jk_ff:ms_jk_ff_1|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_2|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_3|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_4|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_5|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_6|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_7|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_8|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5                                                                           ; work         ;
;          |ms_jk_ff:ms_jk_ff_9|                   ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9                                                                                            ; work         ;
;             |NAND_3_gate:nand_3_3|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3                                                                       ; work         ;
;             |NAND_gate:nand_5|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5                                                                           ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+----------------------+----------+---------------+---------------+-----------------------+-----+
; Name                 ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------------+----------+---------------+---------------+-----------------------+-----+
; mem_data_bus_out[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[10] ; Output   ; --            ; --            ; --                    ; --  ;
; mem_data_bus_out[11] ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[10] ; Output   ; --            ; --            ; --                    ; --  ;
; mem_addr_bus_out[11] ; Output   ; --            ; --            ; --                    ; --  ;
; STEP                 ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; clk_in               ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; not_reset            ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; mem_data_bus_in[0]   ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; START                ; Input    ; (0) 162 ps    ; (0) 162 ps    ; --                    ; --  ;
; mem_data_bus_in[1]   ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[2]   ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[3]   ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; mem_data_bus_in[4]   ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; mem_data_bus_in[5]   ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; mem_data_bus_in[6]   ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; mem_data_bus_in[7]   ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[8]   ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[9]   ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[10]  ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
; mem_data_bus_in[11]  ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
+----------------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; STEP                                                                                                                                                                                             ;                   ;         ;
; clk_in                                                                                                                                                                                           ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                                ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                                ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                           ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                          ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                          ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1|output~1                                                                                           ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~4     ; 0                 ; 6       ;
; not_reset                                                                                                                                                                                        ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                                 ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                                ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                                ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3|output~0                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3|output~0                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3|output~0                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3|output~0                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3|output~0                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3|output~1                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3|output~1                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3|output~1                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3|output~1                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3|output~1                                                                       ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3|output~1                                                                      ; 0                 ; 6       ;
;      - register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3|output~1                                                                      ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                       ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3|output~0 ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3|output~0 ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~3     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~1     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2     ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3|output~0 ; 0                 ; 6       ;
;      - control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~1                                                                       ; 0                 ; 6       ;
; mem_data_bus_in[0]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2                                                                                 ; 0                 ; 6       ;
; START                                                                                                                                                                                            ;                   ;         ;
;      - control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                     ; 1                 ; 0       ;
;      - control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                     ; 0                 ; 0       ;
; mem_data_bus_in[1]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2                                                                                 ; 0                 ; 6       ;
; mem_data_bus_in[2]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~2                                                                                 ; 0                 ; 6       ;
; mem_data_bus_in[3]                                                                                                                                                                               ;                   ;         ;
; mem_data_bus_in[4]                                                                                                                                                                               ;                   ;         ;
; mem_data_bus_in[5]                                                                                                                                                                               ;                   ;         ;
; mem_data_bus_in[6]                                                                                                                                                                               ;                   ;         ;
; mem_data_bus_in[7]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~2                                                                                 ; 0                 ; 6       ;
; mem_data_bus_in[8]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~2                                                                                 ; 0                 ; 6       ;
; mem_data_bus_in[9]                                                                                                                                                                               ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~2                                                                                 ; 1                 ; 6       ;
; mem_data_bus_in[10]                                                                                                                                                                              ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~2                                                                                ; 1                 ; 6       ;
; mem_data_bus_in[11]                                                                                                                                                                              ;                   ;         ;
;      - register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~2                                                                                ; 1                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                     ; 40      ;
; clk_in                                                                                                                                                                                    ; 38      ;
; not_reset                                                                                                                                                                                 ; 35      ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1|output~0                                                                            ; 12      ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~2                                                                                                              ; 8       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1     ; 7       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1     ; 7       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1     ; 7       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|Z_BIT                                                                                                                  ; 7       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MA_CLR_HI~1                                                                                                            ; 7       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2     ; 6       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; 6       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; 6       ;
; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1|output~1                                                                                           ; 6       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1     ; 5       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1     ; 5       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1     ; 5       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; 5       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1|output~0                                                                   ; 4       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                                 ; 4       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                                 ; 4       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                                 ; 4       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                                 ; 4       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                          ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                          ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                           ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                           ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                           ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                           ; 3       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                           ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                                ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                                ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                                 ; 3       ;
; START                                                                                                                                                                                     ; 2       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~2                                                                       ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3|output~0 ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2     ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~1     ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~3     ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3|output~0 ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3|output~0 ; 2       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2                                                                       ; 2       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2                                                                       ; 2       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~2                                                                       ; 2       ;
; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                     ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3|output~1                                                                      ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3|output~1                                                                      ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3|output~1                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3|output~1                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3|output~1                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3|output~1                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3|output~1                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3|output~0                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3|output~0                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3|output~0                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3|output~0                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3|output~0                                                                       ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~2                                                                                ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~2                                                                                ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~2                                                                                 ; 2       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|IR_LOAD~1                                                                                                              ; 2       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_1|output~0                          ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                           ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                           ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                           ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                           ; 2       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                           ; 2       ;
; mem_data_bus_in[11]                                                                                                                                                                       ; 1       ;
; mem_data_bus_in[10]                                                                                                                                                                       ; 1       ;
; mem_data_bus_in[9]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[8]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[7]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[6]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[5]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[4]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[3]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[2]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[1]                                                                                                                                                                        ; 1       ;
; mem_data_bus_in[0]                                                                                                                                                                        ; 1       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~4     ; 1       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~1                                                                       ; 1       ;
; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~1     ; 1       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                       ; 1       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1                                                                       ; 1       ;
; control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1                                                                       ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3|output~0                                                                      ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3|output~0                                                                      ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3|output~0                                                                       ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3|output~0                                                                       ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3|output~0                                                                       ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3|output~0                                                                       ; 1       ;
; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3|output~0                                                                       ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MA_CLR_HI~0                                                                                                            ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                                ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                                ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~6                                                                                                              ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~5                                                                                                              ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~4                                                                                                              ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~3                                                                                                              ; 1       ;
; control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD~1                                                                                                              ; 1       ;
; register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                                                                                 ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 102 / 15,666 ( < 1 % ) ;
; C16 interconnects           ; 3 / 812 ( < 1 % )      ;
; C4 interconnects            ; 54 / 11,424 ( < 1 % )  ;
; Direct links                ; 20 / 15,666 ( < 1 % )  ;
; Global clocks               ; 0 / 8 ( 0 % )          ;
; Local interconnects         ; 98 / 4,608 ( 2 % )     ;
; R24 interconnects           ; 4 / 652 ( < 1 % )      ;
; R4 interconnects            ; 46 / 13,328 ( < 1 % )  ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+---------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 13.75) ; Number of LABs  (Total = 8) ;
+---------------------------------------------+-----------------------------+
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 1                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 0                           ;
; 11                                          ; 0                           ;
; 12                                          ; 0                           ;
; 13                                          ; 1                           ;
; 14                                          ; 1                           ;
; 15                                          ; 3                           ;
; 16                                          ; 2                           ;
+---------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 13.75) ; Number of LABs  (Total = 8) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 1                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 1                           ;
; 14                                           ; 1                           ;
; 15                                           ; 3                           ;
; 16                                           ; 2                           ;
+----------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 5.12) ; Number of LABs  (Total = 8) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 1                           ;
; 5                                               ; 3                           ;
; 6                                               ; 2                           ;
; 7                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 7.62) ; Number of LABs  (Total = 8) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 1                           ;
; 5                                           ; 0                           ;
; 6                                           ; 0                           ;
; 7                                           ; 2                           ;
; 8                                           ; 2                           ;
; 9                                           ; 3                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C5AT144A7 for design "top_level"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Critical Warning (169085): No exact pin location assignment(s) for 40 pins of 40 total pins
    Info (169086): Pin mem_data_bus_out[0] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[1] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[2] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[3] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[4] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[5] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[6] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[7] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[8] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[9] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[10] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_out[11] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[0] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[1] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[2] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[3] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[4] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[5] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[6] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[7] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[8] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[9] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[10] not assigned to an exact location on the device
    Info (169086): Pin mem_addr_bus_out[11] not assigned to an exact location on the device
    Info (169086): Pin STEP not assigned to an exact location on the device
    Info (169086): Pin clk_in not assigned to an exact location on the device
    Info (169086): Pin not_reset not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[0] not assigned to an exact location on the device
    Info (169086): Pin START not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[1] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[2] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[3] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[4] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[5] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[6] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[7] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[8] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[9] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[10] not assigned to an exact location on the device
    Info (169086): Pin mem_data_bus_in[11] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_3_3|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_3_3|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_3_3|output~0|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|datad"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|datad"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|datad"
Warning (332125): Found combinational loop of 69 nodes
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|dataa"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~2|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 16 input, 24 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.57 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 24 output pins without output pin load capacitance assignment
    Info (306007): Pin "mem_data_bus_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_data_bus_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "mem_addr_bus_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/top_level/output_files/top_level.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 305 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Sun Jan 15 20:09:56 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/sebsikora/altera/projects/pdp-8/top_level/output_files/top_level.fit.smsg.


