Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Nov 29 11:54:13 2023
Info: Command: quartus_sh --flow compile top -c top
Info: Quartus(args): compile top -c top
Info: Using INI file d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/quartus.ini
Info: Project Name = D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 29 11:54:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/top.v Line: 18
    Info (12023): Found entity 2: async_counter_30 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/top.v Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_5.v
    Info (12023): Found entity 1: system_mm_interconnect_5 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v
    Info (12023): Found entity 1: acl_shift_register File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_shift_register.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v
    Info (12023): Found entity 1: acl_work_group_dispatcher File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_dispatcher.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v
    Info (12023): Found entity 1: acl_kernel_finish_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v
    Info (12023): Found entity 1: acl_multistage_accumulator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_reset_handler.sv
    Info (12023): Found entity 1: acl_reset_handler File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 48
    Info (12023): Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 124
    Info (12023): Found entity 3: acl_reset_pulse_extender File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_std_synchronizer_nocut.v
    Info (12023): Found entity 1: acl_std_synchronizer_nocut File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_std_synchronizer_nocut.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fanout_pipeline.sv
    Info (12023): Found entity 1: acl_fanout_pipeline File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fanout_pipeline.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v
    Info (12023): Found entity 1: acl_id_iterator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v
    Info (12023): Found entity 1: acl_work_item_iterator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v
    Info (12023): Found entity 1: acl_multistage_adder File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_multistage_adder.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v
    Info (12023): Found entity 1: acl_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv
    Info (12023): Found entity 1: acl_fifo_stall_valid_lookahead File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv Line: 25
Info (12021): Found 11 design units, including 11 entities, in source file system/synthesis/submodules/darknet_system.v
    Info (12023): Found entity 1: darknet_system File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 23
    Info (12023): Found entity 2: batchnorm_std_ic_partition_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 521
    Info (12023): Found entity 3: conv_std_ic_partition_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 886
    Info (12023): Found entity 4: conv1x1_std_ic_partition_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1179
    Info (12023): Found entity 5: pool_std_ic_partition_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1688
    Info (12023): Found entity 6: batchnorm_top_wrapper_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1957
    Info (12023): Found entity 7: conv_top_wrapper_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2170
    Info (12023): Found entity 8: conv1x1_top_wrapper_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3087
    Info (12023): Found entity 9: pool_top_wrapper_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3444
    Info (12023): Found entity 10: darknet_system_interconnect_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3561
    Info (12023): Found entity 11: darknet_system_interconnect_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3754
Info (12021): Found 1 design units, including 0 entities, in source file system/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (system) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file system/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v
    Info (12023): Found entity 1: acl_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v
    Info (12023): Found entity 1: acl_ll_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ll_fifo.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v
    Info (12023): Found entity 1: acl_ll_ram_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_valid_fifo_counter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_dspba_valid_fifo_counter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_dspba_valid_fifo_counter.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v
    Info (12023): Found entity 1: acl_staging_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_staging_reg.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/hld_fifo.sv
    Info (12023): Found entity 1: hld_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hld_fifo.sv Line: 132
    Info (12023): Found entity 2: earliness_delay File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hld_fifo.sv Line: 389
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hld_fifo_zero_width.sv
    Info (12023): Found entity 1: hld_fifo_zero_width File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hld_fifo_zero_width.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_high_speed_fifo.sv
    Info (12023): Found entity 1: acl_high_speed_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_high_speed_fifo.sv Line: 133
    Info (12023): Found entity 2: scfifo_to_acl_high_speed_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_high_speed_fifo.sv Line: 1084
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_low_latency_fifo.sv
    Info (12023): Found entity 1: acl_low_latency_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_low_latency_fifo.sv Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_zero_latency_fifo.sv
    Info (12023): Found entity 1: acl_zero_latency_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_zero_latency_fifo.sv Line: 97
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
    Info (12023): Found entity 1: acl_tessellated_incr_decr_threshold File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 42
    Info (12023): Found entity 2: acl_tessellated_incr_decr File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv Line: 374
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_tessellated_incr_lookahead.sv
    Info (12023): Found entity 1: acl_tessellated_incr_lookahead File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_tessellated_incr_lookahead.sv Line: 40
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_lfsr.sv
    Info (12023): Found entity 1: acl_lfsr File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_lfsr.sv Line: 42
    Info (12023): Found entity 2: galois_lfsr File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_lfsr.sv Line: 1622
    Info (12023): Found entity 3: fibonacci_lfsr File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_lfsr.sv Line: 1670
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_dspba_buffer.v
    Info (12023): Found entity 1: acl_dspba_buffer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_dspba_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_full_detector.v
    Info (12023): Found entity 1: acl_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v
    Info (12023): Found entity 1: lsu_top File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_permute_address.v
    Info (12023): Found entity 1: lsu_permute_address File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_permute_address.v Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v
    Info (12023): Found entity 1: lsu_pipelined_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_pipelined.v Line: 43
    Info (12023): Found entity 2: lsu_pipelined_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_pipelined.v Line: 458
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v
    Info (12023): Found entity 1: lsu_enabled_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_enabled.v Line: 41
    Info (12023): Found entity 2: lsu_enabled_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_enabled.v Line: 194
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v
    Info (12023): Found entity 1: lsu_basic_coalesced_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 41
    Info (12023): Found entity 2: lsu_basic_coalesced_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 227
    Info (12023): Found entity 3: lookahead_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 482
    Info (12023): Found entity 4: basic_coalescer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_basic_coalescer.v Line: 543
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v
    Info (12023): Found entity 1: lsu_simple_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_simple.v Line: 36
    Info (12023): Found entity 2: lsu_simple_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_simple.v Line: 201
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v
    Info (12023): Found entity 1: lsu_streaming_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming.v Line: 39
    Info (12023): Found entity 2: lsu_streaming_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming.v Line: 294
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v
    Info (12023): Found entity 1: lsu_burst_read_master File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 30
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v
    Info (12023): Found entity 1: lsu_bursting_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 18
    Info (12023): Found entity 2: acl_io_pipeline File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 405
    Info (12023): Found entity 3: lsu_bursting_pipelined_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 432
    Info (12023): Found entity 4: acl_stall_free_coalescer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 939
    Info (12023): Found entity 5: lsu_bursting_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1096
    Info (12023): Found entity 6: lsu_bursting_write_internal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1260
    Info (12023): Found entity 7: bursting_coalescer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1675
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v
    Info (12023): Found entity 1: lsu_non_aligned_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_non_aligned_write.v Line: 19
    Info (12023): Found entity 2: lsu_non_aligned_write_internal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_non_aligned_write.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v
    Info (12023): Found entity 1: lsu_read_cache File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_read_cache.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v
    Info (12023): Found entity 1: lsu_atomic_pipelined File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_atomic.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v
    Info (12023): Found entity 1: lsu_prefetch_block File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_prefetch_block.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v
    Info (12023): Found entity 1: lsu_wide_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_wide_wrapper.v Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v
    Info (12023): Found entity 1: lsu_streaming_prefetch_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 25
    Info (12023): Found entity 2: lsu_streaming_prefetch_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 324
    Info (12023): Found entity 3: lsu_streaming_prefetch_avalon_bust_master File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 542
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
    Info (12023): Found entity 1: acl_aligned_burst_coalesced_lsu File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 65
    Info (12023): Found entity 2: avalon_interface File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 310
    Info (12023): Found entity 3: valid_generator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 496
    Info (12023): Found entity 4: acl_lsu_buffers File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 563
    Info (12023): Found entity 5: acl_burst_coalescer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 767
    Info (12023): Found entity 6: acl_registered_comparison File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 1186
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v
    Info (12023): Found entity 1: acl_toggle_detect File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_toggle_detect.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v
    Info (12023): Found entity 1: acl_debug_mem File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_debug_mem.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv
    Info (12023): Found entity 1: lsu_burst_coalesced_pipelined_write File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv
    Info (12023): Found entity 1: lsu_burst_coalesced_pipelined_read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_clock2x_holder.v
    Info (12023): Found entity 1: acl_clock2x_holder File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_clock2x_holder.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_function_wrapper.vhd
    Info (12022): Found design unit 1: batchnorm_function_wrapper-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_wrapper.vhd Line: 144
    Info (12023): Found entity 1: batchnorm_function_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_function.vhd
    Info (12022): Found design unit 1: batchnorm_function-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function.vhd Line: 131
    Info (12023): Found entity 1: batchnorm_function File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_batchnorm_b0.vhd
    Info (12022): Found design unit 1: bb_batchnorm_B0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0.vhd Line: 130
    Info (12023): Found entity 1: bb_batchnorm_B0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_b0_branch.vhd
    Info (12022): Found design unit 1: batchnorm_B0_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_branch.vhd Line: 46
    Info (12023): Found entity 1: batchnorm_B0_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_b0_merge.vhd
    Info (12022): Found design unit 1: batchnorm_B0_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_merge.vhd Line: 50
    Info (12023): Found entity 1: batchnorm_B0_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_batchnorm_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_batchnorm_B0_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 133
    Info (12023): Found entity 1: bb_batchnorm_B0_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_b0_merge_reg.vhd
    Info (12022): Found design unit 1: batchnorm_B0_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_merge_reg.vhd Line: 50
    Info (12023): Found entity 1: batchnorm_B0_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_batchnorm_c0_enter_batchnorm.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_batchnorm_c0_enter_batchnorm-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_batchnorm_c0_enter_batchnorm.vhd Line: 55
    Info (12023): Found entity 1: i_sfc_c0_entry_batchnorm_c0_enter_batchnorm File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_batchnorm_c0_enter_batchnorm.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18.vhd Line: 53
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exia0znorm44_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Znorm44_data_fifo.vhd Line: 52
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Znorm44_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exia0zrm_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Zrm_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Zrm_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_batchnorm12.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_data_sync_buffer_batchnorm12-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_batchnorm12.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_data_sync_buffer_batchnorm12 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_batchnorm12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_batchnorm10.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_size_sync_buffer_batchnorm10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_batchnorm10.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_size_sync_buffer_batchnorm10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_batchnorm10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_batchnorm15.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_data_sync_buffer_batchnorm15-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_batchnorm15.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_data_sync_buffer_batchnorm15 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_batchnorm15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_batchnorm_c1_enter_batchnorm.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_batchnorm_c1_enter_batchnorm-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_batchnorm_c1_enter_batchnorm.vhd Line: 56
    Info (12023): Found entity 1: i_sfc_c1_entry_batchnorm_c1_enter_batchnorm File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_batchnorm_c1_enter_batchnorm.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exia0znorm46_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Znorm46_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Znorm46_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exia0zrm_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Zrm_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Zrm_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_entry_batca0z6154ge2a150m4e5u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 44
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_entry_batca0zpq6c0ouq0cd06uzo.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_entry_batca0z6u2ocpq6c0ouq3cz.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_entry_batca1z6u2ocpq6c0ouq3cz.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_multBlock_typA0Zqcdo6u2ocpq6c0ouq3cz-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA1Z6u2ocpq6c0ouq3cz.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_multBlock_typA0Zqcdo6u2ocpq6c0ouq3cz File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA1Z6u2ocpq6c0ouq3cz.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_entry_batca0z2ocpq6c0ouq0dpzc.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_subBlock_typeA0Zdo6u2ocpq6c0ouq0dpzc-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z2ocpq6c0ouq0dpzc.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_subBlock_typeA0Zdo6u2ocpq6c0ouq0dpzc File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z2ocpq6c0ouq0dpzc.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_eps_sync_buffer_batchnorm35.vhd
    Info (12022): Found design unit 1: i_syncbuf_eps_sync_buffer_batchnorm35-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_eps_sync_buffer_batchnorm35.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_eps_sync_buffer_batchnorm35 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_eps_sync_buffer_batchnorm35.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_relu_type_sync_buffer_batchnorm38.vhd
    Info (12022): Found design unit 1: i_syncbuf_relu_type_sync_buffer_batchnorm38-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_relu_type_sync_buffer_batchnorm38.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_relu_type_sync_buffer_batchnorm38 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_relu_type_sync_buffer_batchnorm38.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_batchnorm0_batchnorm23.vhd
    Info (12022): Found design unit 1: i_load_unnamed_batchnorm0_batchnorm23-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm0_batchnorm23.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_batchnorm0_batchnorm23 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm0_batchnorm23.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_batchnorm0_batchnorm0.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_batchnorm0_batchnorm0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm0_batchnorm0.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_batchnorm0_batchnorm0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm0_batchnorm0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_batchnorm1_batchnorm25.vhd
    Info (12022): Found design unit 1: i_load_unnamed_batchnorm1_batchnorm25-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm1_batchnorm25.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_batchnorm1_batchnorm25 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm1_batchnorm25.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_batchnorm1_batchnorm1.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_batchnorm1_batchnorm1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm1_batchnorm1.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_batchnorm1_batchnorm1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm1_batchnorm1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_batchnorm2_batchnorm27.vhd
    Info (12022): Found design unit 1: i_load_unnamed_batchnorm2_batchnorm27-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm2_batchnorm27.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_batchnorm2_batchnorm27 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm2_batchnorm27.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_batchnorm2_batchnorm2.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_batchnorm2_batchnorm2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm2_batchnorm2.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_batchnorm2_batchnorm2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm2_batchnorm2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_batchnorm3_batchnorm29.vhd
    Info (12022): Found design unit 1: i_load_unnamed_batchnorm3_batchnorm29-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm3_batchnorm29.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_batchnorm3_batchnorm29 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm3_batchnorm29.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_batchnorm3_batchnorm3.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_batchnorm3_batchnorm3-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm3_batchnorm3.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_batchnorm3_batchnorm3 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm3_batchnorm3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_batchnorm4_batchnorm31.vhd
    Info (12022): Found design unit 1: i_load_unnamed_batchnorm4_batchnorm31-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm4_batchnorm31.vhd Line: 64
    Info (12023): Found entity 1: i_load_unnamed_batchnorm4_batchnorm31 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm4_batchnorm31.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_batchnorm4_batchnorm4.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_batchnorm4_batchnorm4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm4_batchnorm4.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_batchnorm4_batchnorm4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_batchnorm4_batchnorm4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_batchnorm5_batchnorm42.vhd
    Info (12022): Found design unit 1: i_store_unnamed_batchnorm5_batchnorm42-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_batchnorm5_batchnorm42.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_batchnorm5_batchnorm42 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_batchnorm5_batchnorm42.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_bn_biases_sync_buffer_batchnorm6.vhd
    Info (12022): Found design unit 1: i_syncbuf_bn_biases_sync_buffer_batchnorm6-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_biases_sync_buffer_batchnorm6.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_bn_biases_sync_buffer_batchnorm6 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_biases_sync_buffer_batchnorm6.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_bn_running_mean_sync_buffer_batchnorm2.vhd
    Info (12022): Found design unit 1: i_syncbuf_bn_running_mean_sync_buffer_batchnorm2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_running_mean_sync_buffer_batchnorm2.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_bn_running_mean_sync_buffer_batchnorm2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_running_mean_sync_buffer_batchnorm2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_bn_running_var_sync_buffer_batchnorm4.vhd
    Info (12022): Found design unit 1: i_syncbuf_bn_running_var_sync_buffer_batchnorm4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_running_var_sync_buffer_batchnorm4.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_bn_running_var_sync_buffer_batchnorm4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_running_var_sync_buffer_batchnorm4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_bn_weights_sync_buffer_batchnorm0.vhd
    Info (12022): Found design unit 1: i_syncbuf_bn_weights_sync_buffer_batchnorm0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_weights_sync_buffer_batchnorm0.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_bn_weights_sync_buffer_batchnorm0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_weights_sync_buffer_batchnorm0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/batchnorm_function_cra_slave.vhd
    Info (12022): Found design unit 1: batchnorm_function_cra_slave-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: batchnorm_function_cra_slave File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_cra_slave.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_start_signal_chain_element.v
    Info (12023): Found entity 1: acl_start_signal_chain_element File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_start_signal_chain_element.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v
    Info (12023): Found entity 1: acl_work_group_limiter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter_dspba.v
    Info (12023): Found entity 1: acl_work_group_limiter_dspba File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter_dspba.v Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_barrier_simple.v
    Info (12023): Found entity 1: acl_barrier_simple File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 26
    Info (12023): Found entity 2: acl_barrier_simple_with_stallout File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v
    Info (12023): Found entity 1: acl_loop_limiter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v
    Info (12023): Found entity 1: acl_embedded_workgroup_issuer_dspba File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer.v
    Info (12023): Found entity 1: acl_embedded_workgroup_issuer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v
    Info (12023): Found entity 1: acl_embedded_workgroup_issuer_complex File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v
    Info (12023): Found entity 1: acl_embedded_workgroup_issuer_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer_fifo.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_function_wrapper.vhd
    Info (12022): Found design unit 1: conv_function_wrapper-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 155
    Info (12023): Found entity 1: conv_function_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_function.vhd
    Info (12022): Found design unit 1: conv_function-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 151
    Info (12023): Found entity 1: conv_function File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv_B1_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_sr_0.vhd Line: 78
    Info (12023): Found entity 1: bb_conv_B1_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv_B1_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_sr_1.vhd Line: 78
    Info (12023): Found entity 1: bb_conv_B1_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv_B2_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_sr_0.vhd Line: 56
    Info (12023): Found entity 1: bb_conv_B2_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b0.vhd
    Info (12022): Found design unit 1: bb_conv_B0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0.vhd Line: 78
    Info (12023): Found entity 1: bb_conv_B0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv_B0_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 71
    Info (12023): Found entity 1: bb_conv_B0_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b0_merge_reg.vhd
    Info (12022): Found design unit 1: conv_B0_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_merge_reg.vhd Line: 58
    Info (12023): Found entity 1: conv_B0_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_conv_c0_enter_conv.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_conv_c0_enter_conv-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv_c0_enter_conv.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c0_entry_conv_c0_enter_conv File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv_c0_enter_conv.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236.vhd Line: 55
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo.vhd Line: 54
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_conv_c0_enter_conv2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_conv_c0_enter_conv2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer64_conv215.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer64_conv215-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer64_conv215.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer64_conv215 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer64_conv215.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer65_conv207.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer65_conv207-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer65_conv207.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer65_conv207 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer65_conv207.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer66_conv199.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer66_conv199-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer66_conv199.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer66_conv199 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer66_conv199.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer67_conv191.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer67_conv191-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer67_conv191.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer67_conv191 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer67_conv191.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer68_conv183.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer68_conv183-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer68_conv183.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer68_conv183 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer68_conv183.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer69_conv175.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer69_conv175-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer69_conv175.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer69_conv175 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer69_conv175.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer70_conv167.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer70_conv167-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer70_conv167.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer70_conv167 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer70_conv167.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer71_conv159.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer71_conv159-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer71_conv159.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer71_conv159 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer71_conv159.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer72_conv151.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer72_conv151-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer72_conv151.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer72_conv151 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer72_conv151.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer73_conv143.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer73_conv143-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer73_conv143.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer73_conv143 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer73_conv143.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer74_conv135.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer74_conv135-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer74_conv135.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer74_conv135 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer74_conv135.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer75_conv127.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer75_conv127-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer75_conv127.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer75_conv127 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer75_conv127.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer76_conv119.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer76_conv119-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer76_conv119.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer76_conv119 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer76_conv119.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer77_conv111.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer77_conv111-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer77_conv111.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer77_conv111 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer77_conv111.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer78_conv103.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer78_conv103-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer78_conv103.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer78_conv103 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer78_conv103.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer79_conv95.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer79_conv95-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer79_conv95.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer79_conv95 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer79_conv95.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer80_conv87.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer80_conv87-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer80_conv87.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer80_conv87 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer80_conv87.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer81_conv79.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer81_conv79-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer81_conv79.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer81_conv79 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer81_conv79.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer82_conv71.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer82_conv71-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer82_conv71.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer82_conv71 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer82_conv71.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer83_conv63.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer83_conv63-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer83_conv63.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer83_conv63 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer83_conv63.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer84_conv55.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer84_conv55-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer84_conv55.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer84_conv55 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer84_conv55.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer85_conv47.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer85_conv47-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer85_conv47.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer85_conv47 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer85_conv47.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer86_conv39.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer86_conv39-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer86_conv39.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer86_conv39 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer86_conv39.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer87_conv31.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer87_conv31-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer87_conv31.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer87_conv31 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer87_conv31.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer88_conv23.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer88_conv23-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer88_conv23.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer88_conv23 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer88_conv23.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer89_conv15.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer89_conv15-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer89_conv15.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer89_conv15 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer89_conv15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer90_conv7.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer90_conv7-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer90_conv7.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer90_conv7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer90_conv7.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer92_conv233.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer92_conv233-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer92_conv233.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer92_conv233 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer92_conv233.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer93_conv4.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer93_conv4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer93_conv4.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer93_conv4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer93_conv4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer_conv223.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer_conv223-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer_conv223.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer_conv223 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer_conv223.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_conv_c1_enter_conv.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_conv_c1_enter_conv-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv_c1_enter_conv.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c1_entry_conv_c1_enter_conv File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv_c1_enter_conv.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249.vhd Line: 53
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo.vhd Line: 52
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_conv_c1_enter_conv239-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_conv_c1_enter_conv239 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer100_conv245.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fout_dim_sync_buffer100_conv245-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer100_conv245.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fout_dim_sync_buffer100_conv245 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer100_conv245.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer101_conv241.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fout_dim_sync_buffer101_conv241-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer101_conv241.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fout_dim_sync_buffer101_conv241 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer101_conv241.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer96_conv243.vhd
    Info (12022): Found design unit 1: i_syncbuf_s_conv_sync_buffer96_conv243-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer96_conv243.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_s_conv_sync_buffer96_conv243 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer96_conv243.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer_conv247.vhd
    Info (12022): Found design unit 1: i_syncbuf_s_conv_sync_buffer_conv247-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer_conv247.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_s_conv_sync_buffer_conv247 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_s_conv_sync_buffer_conv247.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer95_conv0.vhd
    Info (12022): Found design unit 1: i_syncbuf_k_conv_sync_buffer95_conv0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer95_conv0.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_k_conv_sync_buffer95_conv0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer95_conv0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer91_conv237.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_elem_sync_buffer91_conv237-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer91_conv237.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_elem_sync_buffer91_conv237 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_elem_sync_buffer91_conv237.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fin_sync_buffer_conv250.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fin_sync_buffer_conv250-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_sync_buffer_conv250.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fin_sync_buffer_conv250 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_sync_buffer_conv250.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer_conv252.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fout_dim_sync_buffer_conv252-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer_conv252.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fout_dim_sync_buffer_conv252 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fout_dim_sync_buffer_conv252.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b0_branch.vhd
    Info (12022): Found design unit 1: conv_B0_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_branch.vhd Line: 74
    Info (12023): Found entity 1: conv_B0_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b0_merge.vhd
    Info (12022): Found design unit 1: conv_B0_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_merge.vhd Line: 58
    Info (12023): Found entity 1: conv_B0_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b1.vhd
    Info (12022): Found design unit 1: bb_conv_B1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 194
    Info (12023): Found entity 1: bb_conv_B1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv_B1_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 172
    Info (12023): Found entity 1: bb_conv_B1_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b1_merge_reg.vhd
    Info (12022): Found design unit 1: conv_B1_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_merge_reg.vhd Line: 78
    Info (12023): Found entity 1: conv_B1_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body_conv_c0_enter103_conv.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body_conv_c0_enter103_conv-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body_conv_c0_enter103_conv.vhd Line: 64
    Info (12023): Found entity 1: i_sfc_c0_for_body_conv_c0_enter103_conv File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body_conv_c0_enter103_conv.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287.vhd Line: 55
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1a0zonv331_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1A0Zonv331_data_fifo.vhd Line: 54
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1A0Zonv331_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1a0znv_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1A0Znv_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1A0Znv_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body_conv_c0_enter103_conv261-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 62
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body_conv_c0_enter103_conv261 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_conv284.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_data_sync_buffer_conv284-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_conv284.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_data_sync_buffer_conv284 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_conv284.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer94_conv263.vhd
    Info (12022): Found design unit 1: i_syncbuf_k_conv_sync_buffer94_conv263-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer94_conv263.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_k_conv_sync_buffer94_conv263 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer94_conv263.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer_conv267.vhd
    Info (12022): Found design unit 1: i_syncbuf_k_conv_sync_buffer_conv267-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer_conv267.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_k_conv_sync_buffer_conv267 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_k_conv_sync_buffer_conv267.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer98_conv278.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fin_dim_sync_buffer98_conv278-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer98_conv278.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fin_dim_sync_buffer98_conv278 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer98_conv278.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer99_conv273.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fin_dim_sync_buffer99_conv273-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer99_conv273.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fin_dim_sync_buffer99_conv273 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer99_conv273.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer_conv281.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fin_dim_sync_buffer_conv281-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer_conv281.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fin_dim_sync_buffer_conv281 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_dim_sync_buffer_conv281.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_n_fin_sq_pad_sync_buffer_conv271.vhd
    Info (12022): Found design unit 1: i_syncbuf_n_fin_sq_pad_sync_buffer_conv271-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_sq_pad_sync_buffer_conv271.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_n_fin_sq_pad_sync_buffer_conv271 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_n_fin_sq_pad_sync_buffer_conv271.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer97_conv265.vhd
    Info (12022): Found design unit 1: i_syncbuf_p_conv_sync_buffer97_conv265-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer97_conv265.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_p_conv_sync_buffer97_conv265 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer97_conv265.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer_conv269.vhd
    Info (12022): Found design unit 1: i_syncbuf_p_conv_sync_buffer_conv269-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer_conv269.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_p_conv_sync_buffer_conv269 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_p_conv_sync_buffer_conv269.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body_conv_c1_enter113_conv.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body_conv_c1_enter113_conv-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body_conv_c1_enter113_conv.vhd Line: 88
    Info (12023): Found entity 1: i_sfc_c1_for_body_conv_c1_enter113_conv File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body_conv_c1_enter113_conv.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1a0zonv333_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Zonv333_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Zonv333_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1a0znv_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Znv_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Znv_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body_conv_c1_enter113_conv304-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 86
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body_conv_c1_enter113_conv304 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_null_load_02_conv311.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_null_load_02_conv311-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_02_conv311.vhd Line: 69
    Info (12023): Found entity 1: i_load_memcoalesce_null_load_02_conv311 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_02_conv311.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_memcoalesce_null_load_0_conv307.vhd
    Info (12022): Found design unit 1: i_load_memcoalesce_null_load_0_conv307-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_0_conv307.vhd Line: 69
    Info (12023): Found entity 1: i_load_memcoalesce_null_load_0_conv307 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_0_conv307.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv4_conv309.vhd
    Info (12022): Found design unit 1: i_acl_wg_limiter_exit_unnamed_conv4_conv309-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv4_conv309.vhd Line: 52
    Info (12023): Found entity 1: i_acl_wg_limiter_exit_unnamed_conv4_conv309 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv4_conv309.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/wgl_exit_storage.vhd
    Info (12022): Found design unit 1: wgl_exit_storage-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/wgl_exit_storage.vhd Line: 48
    Info (12023): Found entity 1: wgl_exit_storage File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/wgl_exit_storage.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv5_conv313.vhd
    Info (12022): Found design unit 1: i_acl_wg_limiter_exit_unnamed_conv5_conv313-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv5_conv313.vhd Line: 52
    Info (12023): Found entity 1: i_acl_wg_limiter_exit_unnamed_conv5_conv313 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv5_conv313.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/dupname_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz.vhd
    Info (12022): Found design unit 1: dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz.vhd Line: 48
    Info (12023): Found entity 1: dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body_ca0zo00rf00d06of5q0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body_cA0Zo00rf00d06of5q0u.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body_cA0Zo00rf00d06of5q0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body_ca0z303d06o00rf01pzc.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_multBlock_typeSFA0Zp06o303d06o00rf01pzc-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body_cA0Z303d06o00rf01pzc.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_multBlock_typeSFA0Zp06o303d06o00rf01pzc File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body_cA0Z303d06o00rf01pzc.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_conv257.vhd
    Info (12022): Found design unit 1: i_acl_wg_limiter_enter_l_grpid_0_conv257-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_conv257.vhd Line: 53
    Info (12023): Found entity 1: i_acl_wg_limiter_enter_l_grpid_0_conv257 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_conv257.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_1_conv259.vhd
    Info (12022): Found design unit 1: i_acl_wg_limiter_enter_l_grpid_1_conv259-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_1_conv259.vhd Line: 53
    Info (12023): Found entity 1: i_acl_wg_limiter_enter_l_grpid_1_conv259 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_1_conv259.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv0_conv292.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv0_conv292-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv0_conv292.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv0_conv292 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv0_conv292.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv0_conv0.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv0_conv0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv0_conv0.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv0_conv0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv0_conv0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1_conv298.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1_conv298-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1_conv298.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1_conv298 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1_conv298.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1_conv1.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1_conv1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1_conv1.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1_conv1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1_conv1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sbar_unnamed_conv2_conv302.vhd
    Info (12022): Found design unit 1: i_sbar_unnamed_conv2_conv302-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sbar_unnamed_conv2_conv302.vhd Line: 49
    Info (12023): Found entity 1: i_sbar_unnamed_conv2_conv302 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sbar_unnamed_conv2_conv302.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sbar_unnamed_conv6_conv315.vhd
    Info (12022): Found design unit 1: i_sbar_unnamed_conv6_conv315-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sbar_unnamed_conv6_conv315.vhd Line: 49
    Info (12023): Found entity 1: i_sbar_unnamed_conv6_conv315 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sbar_unnamed_conv6_conv315.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_memdep_19_conv296.vhd
    Info (12022): Found design unit 1: i_store_memdep_19_conv296-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_19_conv296.vhd Line: 63
    Info (12023): Found entity 1: i_store_memdep_19_conv296 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_19_conv296.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_memdep_conv300.vhd
    Info (12022): Found design unit 1: i_store_memdep_conv300-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_conv300.vhd Line: 63
    Info (12023): Found entity 1: i_store_memdep_conv300 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_conv300.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_conv_wt_sync_buffer_conv255.vhd
    Info (12022): Found design unit 1: i_syncbuf_conv_wt_sync_buffer_conv255-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_conv_wt_sync_buffer_conv255.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_conv_wt_sync_buffer_conv255 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_conv_wt_sync_buffer_conv255.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b1_branch.vhd
    Info (12022): Found design unit 1: conv_B1_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_branch.vhd Line: 81
    Info (12023): Found entity 1: conv_B1_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b1_merge.vhd
    Info (12022): Found design unit 1: conv_B1_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_merge.vhd Line: 97
    Info (12023): Found entity 1: conv_B1_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/priority_encoder.vhd
    Info (12022): Found design unit 1: priority_encoder-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/priority_encoder.vhd Line: 48
    Info (12023): Found entity 1: priority_encoder File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/priority_encoder.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_capacity_fifo.vhd
    Info (12022): Found design unit 1: loop_capacity_FIFO-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_capacity_FIFO.vhd Line: 48
    Info (12023): Found entity 1: loop_capacity_FIFO File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_capacity_FIFO.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b2.vhd
    Info (12022): Found design unit 1: bb_conv_B2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2.vhd Line: 67
    Info (12023): Found entity 1: bb_conv_B2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv_B2_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 67
    Info (12023): Found entity 1: bb_conv_B2_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_cona0z_exit124_conv324.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Z_exit124_conv324.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Z_exit124_conv324.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_cona0zonv335_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Zonv335_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Zonv335_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_cona0znv_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Znv_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Znv_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end83_loopexit_conv_ca0zenter120_conv317.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end83_loopexit_conv_cA0Zenter120_conv317.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end83_loopexit_conv_cA0Zenter120_conv317.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_conv319.vhd
    Info (12022): Found design unit 1: i_syncbuf_global_size_0_sync_buffer_conv319-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_conv319.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_global_size_0_sync_buffer_conv319 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_global_size_0_sync_buffer_conv319.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_conv321.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_data_sync_buffer_conv321-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_conv321.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_data_sync_buffer_conv321 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_conv321.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv7_conv325.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv7_conv325-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv7_conv325.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv7_conv325 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv7_conv325.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b2_branch.vhd
    Info (12022): Found design unit 1: conv_B2_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B2_branch.vhd Line: 48
    Info (12023): Found entity 1: conv_B2_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_b2_merge.vhd
    Info (12022): Found design unit 1: conv_B2_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B2_merge.vhd Line: 56
    Info (12023): Found entity 1: conv_B2_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv0.vhd
    Info (12022): Found design unit 1: loop_limiter_conv0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv0.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv_function_cra_slave.vhd
    Info (12022): Found design unit 1: conv_function_cra_slave-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: conv_function_cra_slave File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_cra_slave.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v
    Info (12023): Found entity 1: acl_avm_to_ic File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_avm_to_ic.v Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_mem1x.v
    Info (12023): Found entity 1: acl_mem1x File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 20
    Info (12023): Found entity 2: _acl_mem1x_shiftreg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 511
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_mem_staging_reg.v
    Info (12023): Found entity 1: acl_mem_staging_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem_staging_reg.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_local_mem_router.v
    Info (12023): Found entity 1: acl_ic_local_mem_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_local_mem_router.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v
    Info (12023): Found entity 1: acl_ic_master_endpoint File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v
    Info (12023): Found entity 1: acl_arb_data File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_arb_intf.v Line: 21
    Info (12023): Found entity 2: acl_arb_intf File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_arb_intf.v Line: 42
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v
    Info (12023): Found entity 1: acl_ic_wrp_intf File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_intf.v Line: 19
    Info (12023): Found entity 2: acl_ic_rrp_intf File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_intf.v Line: 27
    Info (12023): Found entity 3: acl_ic_master_intf File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_intf.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v
    Info (12023): Found entity 1: acl_ic_slave_endpoint File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v
    Info (12023): Found entity 1: acl_ic_slave_rrp File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v
    Info (12023): Found entity 1: acl_ic_slave_wrp File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_wrp.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_function_wrapper.vhd
    Info (12022): Found design unit 1: conv1x1_function_wrapper-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function_wrapper.vhd Line: 210
    Info (12023): Found entity 1: conv1x1_function_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_function.vhd
    Info (12022): Found design unit 1: conv1x1_function-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 199
    Info (12023): Found entity 1: conv1x1_function File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b10_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B10_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10_sr_0.vhd Line: 48
    Info (12023): Found entity 1: bb_conv1x1_B10_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B1_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_sr_0.vhd Line: 58
    Info (12023): Found entity 1: bb_conv1x1_B1_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B1_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_sr_1.vhd Line: 58
    Info (12023): Found entity 1: bb_conv1x1_B1_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B2_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_sr_0.vhd Line: 72
    Info (12023): Found entity 1: bb_conv1x1_B2_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b2_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B2_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_sr_1.vhd Line: 72
    Info (12023): Found entity 1: bb_conv1x1_B2_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b3_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B3_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_sr_0.vhd Line: 64
    Info (12023): Found entity 1: bb_conv1x1_B3_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b4_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B4_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_sr_0.vhd Line: 78
    Info (12023): Found entity 1: bb_conv1x1_B4_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b4_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B4_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_sr_1.vhd Line: 78
    Info (12023): Found entity 1: bb_conv1x1_B4_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b5_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B5_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_sr_0.vhd Line: 70
    Info (12023): Found entity 1: bb_conv1x1_B5_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b6_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B6_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_sr_0.vhd Line: 82
    Info (12023): Found entity 1: bb_conv1x1_B6_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b6_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B6_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_sr_1.vhd Line: 82
    Info (12023): Found entity 1: bb_conv1x1_B6_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b7_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B7_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_sr_0.vhd Line: 74
    Info (12023): Found entity 1: bb_conv1x1_B7_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b8_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B8_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_sr_0.vhd Line: 84
    Info (12023): Found entity 1: bb_conv1x1_B8_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b8_sr_1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B8_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_sr_1.vhd Line: 84
    Info (12023): Found entity 1: bb_conv1x1_B8_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b9_sr_0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B9_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_sr_0.vhd Line: 74
    Info (12023): Found entity 1: bb_conv1x1_B9_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b0.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0.vhd Line: 61
    Info (12023): Found entity 1: bb_conv1x1_B0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B0_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 58
    Info (12023): Found entity 1: bb_conv1x1_B0_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b0_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B0_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_merge_reg.vhd Line: 50
    Info (12023): Found entity 1: conv1x1_B0_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_conv1x1_c0_enter_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_conv1x1_c0_enter_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv1x1_c0_enter_conv1x1.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c0_entry_conv1x1_c0_enter_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv1x1_c0_enter_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_a0z1x1450_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Z1x1450_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Z1x1450_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer73_conv1x12.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer73_conv1x12-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer73_conv1x12.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer73_conv1x12 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer73_conv1x12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_conv1x1_c1_enter_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_conv1x1_c1_enter_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv1x1_c1_enter_conv1x1.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c1_entry_conv1x1_c1_enter_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv1x1_c1_enter_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_a0z1x1452_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1452_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_A0Z1x1452_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1452_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_A0Z1x1452_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer128_conv1x17.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer128_conv1x17-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer128_conv1x17.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer128_conv1x17 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer128_conv1x17.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c2_entry_conv1x1_c2_enter_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c2_entry_conv1x1_c2_enter_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_conv1x1_c2_enter_conv1x1.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c2_entry_conv1x1_c2_enter_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_conv1x1_c2_enter_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_a0z1x1454_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_A0Z1x1454_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_A0Z1x1454_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer129_conv1x112.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer129_conv1x112-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer129_conv1x112.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer129_conv1x112 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer129_conv1x112.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c3_entry_conv1x1_c3_enter_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c3_entry_conv1x1_c3_enter_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c3_entry_conv1x1_c3_enter_conv1x1.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c3_entry_conv1x1_c3_enter_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c3_entry_conv1x1_c3_enter_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125.vhd Line: 53
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_a0z1x1456_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_A0Z1x1456_data_fifo.vhd Line: 52
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_A0Z1x1456_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv1x122.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer_conv1x122-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv1x122.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer_conv1x122 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer_conv1x122.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer91_conv1x119.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer91_conv1x119-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer91_conv1x119.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer91_conv1x119 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer91_conv1x119.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer124_conv1x117.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer124_conv1x117-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer124_conv1x117.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer124_conv1x117 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer124_conv1x117.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b0_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B0_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_branch.vhd Line: 56
    Info (12023): Found entity 1: conv1x1_B0_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b0_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B0_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_merge.vhd Line: 50
    Info (12023): Found entity 1: conv1x1_B0_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b1.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1.vhd Line: 79
    Info (12023): Found entity 1: bb_conv1x1_B1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B1_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 68
    Info (12023): Found entity 1: bb_conv1x1_B1_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b1_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B1_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_merge_reg.vhd Line: 58
    Info (12023): Found entity 1: conv1x1_B1_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_cond9_preheader_conv1x1_c0_a0zenter136_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_cond9_preheader_conv1x1_c0_A0Zenter136_conv1x1.vhd Line: 60
    Info (12023): Found entity 1: i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_cond9_preheader_conv1x1_c0_A0Zenter136_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coa0zit139_conv1x1276.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zit139_conv1x1276.vhd Line: 59
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zit139_conv1x1276.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coa0z1x1458_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1458_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Z1x1458_data_fifo.vhd Line: 58
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1458_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Z1x1458_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coa0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1a0zter136_conv1x126.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 58
    Info (12023): Found entity 1: i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv1x1270.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer_conv1x1270-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv1x1270.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer_conv1x1270 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer_conv1x1270.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer79_conv1x1267.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer79_conv1x1267-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer79_conv1x1267.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer79_conv1x1267 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer79_conv1x1267.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv1x1273.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer_conv1x1273-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv1x1273.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer_conv1x1273 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer_conv1x1273.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv1x1264.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer_conv1x1264-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv1x1264.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer_conv1x1264 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer_conv1x1264.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer100_conv1x1216.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer100_conv1x1216-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer100_conv1x1216.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer100_conv1x1216 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer100_conv1x1216.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer101_conv1x1208.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer101_conv1x1208-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer101_conv1x1208.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer101_conv1x1208 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer101_conv1x1208.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer102_conv1x1200.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer102_conv1x1200-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer102_conv1x1200.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer102_conv1x1200 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer102_conv1x1200.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer103_conv1x1192.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer103_conv1x1192-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer103_conv1x1192.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer103_conv1x1192 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer103_conv1x1192.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer104_conv1x1184.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer104_conv1x1184-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer104_conv1x1184.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer104_conv1x1184 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer104_conv1x1184.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer105_conv1x1176.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer105_conv1x1176-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer105_conv1x1176.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer105_conv1x1176 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer105_conv1x1176.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer106_conv1x1168.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer106_conv1x1168-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer106_conv1x1168.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer106_conv1x1168 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer106_conv1x1168.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer107_conv1x1160.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer107_conv1x1160-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer107_conv1x1160.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer107_conv1x1160 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer107_conv1x1160.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer108_conv1x1152.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer108_conv1x1152-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer108_conv1x1152.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer108_conv1x1152 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer108_conv1x1152.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer109_conv1x1144.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer109_conv1x1144-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer109_conv1x1144.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer109_conv1x1144 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer109_conv1x1144.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer110_conv1x1136.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer110_conv1x1136-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer110_conv1x1136.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer110_conv1x1136 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer110_conv1x1136.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer111_conv1x1128.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer111_conv1x1128-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer111_conv1x1128.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer111_conv1x1128 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer111_conv1x1128.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer112_conv1x1120.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer112_conv1x1120-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer112_conv1x1120.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer112_conv1x1120 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer112_conv1x1120.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer113_conv1x1112.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer113_conv1x1112-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer113_conv1x1112.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer113_conv1x1112 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer113_conv1x1112.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer114_conv1x1104.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer114_conv1x1104-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer114_conv1x1104.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer114_conv1x1104 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer114_conv1x1104.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer115_conv1x196.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer115_conv1x196-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer115_conv1x196.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer115_conv1x196 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer115_conv1x196.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer116_conv1x188.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer116_conv1x188-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer116_conv1x188.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer116_conv1x188 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer116_conv1x188.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer117_conv1x180.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer117_conv1x180-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer117_conv1x180.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer117_conv1x180 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer117_conv1x180.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer118_conv1x172.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer118_conv1x172-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer118_conv1x172.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer118_conv1x172 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer118_conv1x172.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer119_conv1x164.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer119_conv1x164-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer119_conv1x164.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer119_conv1x164 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer119_conv1x164.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer120_conv1x156.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer120_conv1x156-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer120_conv1x156.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer120_conv1x156 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer120_conv1x156.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer121_conv1x148.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer121_conv1x148-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer121_conv1x148.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer121_conv1x148 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer121_conv1x148.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer122_conv1x140.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer122_conv1x140-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer122_conv1x140.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer122_conv1x140 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer122_conv1x140.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer123_conv1x132.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer123_conv1x132-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer123_conv1x132.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer123_conv1x132 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer123_conv1x132.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer95_conv1x1256.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer95_conv1x1256-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer95_conv1x1256.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer95_conv1x1256 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer95_conv1x1256.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer96_conv1x1248.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer96_conv1x1248-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer96_conv1x1248.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer96_conv1x1248 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer96_conv1x1248.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer97_conv1x1240.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer97_conv1x1240-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer97_conv1x1240.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer97_conv1x1240 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer97_conv1x1240.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer98_conv1x1232.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer98_conv1x1232-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer98_conv1x1232.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer98_conv1x1232 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer98_conv1x1232.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer99_conv1x1224.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer99_conv1x1224-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer99_conv1x1224.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer99_conv1x1224 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer99_conv1x1224.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv1x1260.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer_conv1x1260-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv1x1260.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer_conv1x1260 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_conv1x1260.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b1_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B1_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_branch.vhd Line: 68
    Info (12023): Found entity 1: conv1x1_B1_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b1_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B1_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_merge.vhd Line: 66
    Info (12023): Found entity 1: conv1x1_B1_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b10.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10.vhd Line: 46
    Info (12023): Found entity 1: bb_conv1x1_B10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b10_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B10_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_conv1x1_B10_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b10_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B10_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B10_branch.vhd Line: 46
    Info (12023): Found entity 1: conv1x1_B10_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B10_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b10_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B10_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B10_merge.vhd Line: 46
    Info (12023): Found entity 1: conv1x1_B10_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B10_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b2.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2.vhd Line: 120
    Info (12023): Found entity 1: bb_conv1x1_B2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B2_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 100
    Info (12023): Found entity 1: bb_conv1x1_B2_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b2_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B2_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_merge_reg.vhd Line: 72
    Info (12023): Found entity 1: conv1x1_B2_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_a0zit147_conv1x1290.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zit147_conv1x1290.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zit147_conv1x1290.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_a0z1x1460_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1460_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Z1x1460_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1460_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Z1x1460_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_enta0zer143_conv1x1281.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_entA0Zer143_conv1x1281.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_entA0Zer143_conv1x1281.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv1x1287.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer_conv1x1287-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv1x1287.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer_conv1x1287 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer_conv1x1287.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer80_conv1x1283.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer80_conv1x1283-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer80_conv1x1283.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer80_conv1x1283 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer80_conv1x1283.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer81_conv1x1285.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer81_conv1x1285-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer81_conv1x1285.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer81_conv1x1285 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer81_conv1x1285.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_a0zit153_conv1x1300.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zit153_conv1x1300.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zit153_conv1x1300.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_a0z1x1462_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1462_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Z1x1462_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1462_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Z1x1462_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body12_conv1x1_c1_enta0zer150_conv1x1298.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_conv1x1_c1_entA0Zer150_conv1x1298.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_conv1x1_c1_entA0Zer150_conv1x1298.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a0zo00rf00d06of5q0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_addBlockA0Z3d06o00rf00d06of5q0u-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Zo00rf00d06of5q0u.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_addBlockA0Z3d06o00rf00d06of5q0u File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Zo00rf00d06of5q0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a0z303d06o00rf01pzc.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_multBlocA0Zp06o303d06o00rf01pzc-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z303d06o00rf01pzc.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_multBlocA0Zp06o303d06o00rf01pzc File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z303d06o00rf01pzc.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x11_conv1x1291.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x11_conv1x1291-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x11_conv1x1291.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x11_conv1x1291 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x11_conv1x1291.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x11_conv1x10.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x11_conv1x10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x11_conv1x10.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x11_conv1x10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x11_conv1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x12_conv1x1295.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x12_conv1x1295-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x12_conv1x1295.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x12_conv1x1295 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x12_conv1x1295.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x12_conv1x11.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x12_conv1x11-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x12_conv1x11.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x12_conv1x11 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x12_conv1x11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv1x1277.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer_conv1x1277-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv1x1277.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer_conv1x1277 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer_conv1x1277.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer74_conv1x1279.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer74_conv1x1279-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer74_conv1x1279.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer74_conv1x1279 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer74_conv1x1279.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b2_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B2_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_branch.vhd Line: 75
    Info (12023): Found entity 1: conv1x1_B2_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b2_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B2_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_merge.vhd Line: 87
    Info (12023): Found entity 1: conv1x1_B2_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b3.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B3-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3.vhd Line: 90
    Info (12023): Found entity 1: bb_conv1x1_B3 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b3_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B3_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 88
    Info (12023): Found entity 1: bb_conv1x1_B3_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1.vhd Line: 65
    Info (12023): Found entity 1: i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1a0zit167_conv1x1320.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zit167_conv1x1320.vhd Line: 65
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zit167_conv1x1320.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1a0z1x1464_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1464_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Z1x1464_data_fifo.vhd Line: 64
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1464_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Z1x1464_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1a0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_a0zer158_conv1x1303.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 63
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer78_conv1x1305.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer78_conv1x1305-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer78_conv1x1305.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer78_conv1x1305 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer78_conv1x1305.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer82_conv1x1317.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer82_conv1x1317-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer82_conv1x1317.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer82_conv1x1317 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer82_conv1x1317.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer130_conv1x1308.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer130_conv1x1308-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer130_conv1x1308.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer130_conv1x1308 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer130_conv1x1308.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer92_conv1x1314.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer92_conv1x1314-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer92_conv1x1314.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer92_conv1x1314 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer92_conv1x1314.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer125_conv1x1312.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer125_conv1x1312-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer125_conv1x1312.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer125_conv1x1312 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer125_conv1x1312.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv1x13_conv1x1322.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv1x13_conv1x1322-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x13_conv1x1322.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv1x13_conv1x1322 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x13_conv1x1322.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv1x1301.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer_conv1x1301-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv1x1301.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer_conv1x1301 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer_conv1x1301.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b3_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B3_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B3_branch.vhd Line: 74
    Info (12023): Found entity 1: conv1x1_B3_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B3_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b3_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B3_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B3_merge.vhd Line: 64
    Info (12023): Found entity 1: conv1x1_B3_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B3_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b4.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4.vhd Line: 129
    Info (12023): Found entity 1: bb_conv1x1_B4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b4_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B4_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 106
    Info (12023): Found entity 1: bb_conv1x1_B4_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b4_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B4_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_merge_reg.vhd Line: 78
    Info (12023): Found entity 1: conv1x1_B4_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_ca0zit181_conv1x1337.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zit181_conv1x1337.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zit181_conv1x1337.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_ca0z1x1466_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1466_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Z1x1466_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1466_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Z1x1466_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_ea0zer176_conv1x1328.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_eA0Zer176_conv1x1328.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_eA0Zer176_conv1x1328.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer64_conv1x1334.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer64_conv1x1334-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer64_conv1x1334.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer64_conv1x1334 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer64_conv1x1334.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer83_conv1x1330.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer83_conv1x1330-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer83_conv1x1330.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer83_conv1x1330 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer83_conv1x1330.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer84_conv1x1332.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer84_conv1x1332-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer84_conv1x1332.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer84_conv1x1332 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer84_conv1x1332.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_ca0zit193_conv1x1347.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zit193_conv1x1347.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zit193_conv1x1347.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_ca0z1x1468_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1468_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Z1x1468_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1468_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Z1x1468_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body12_1_conv1x1_c1_ea0zer187_conv1x1345.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_1_conv1x1_c1_eA0Zer187_conv1x1345.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_1_conv1x1_c1_eA0Zer187_conv1x1345.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a0zcd0oq3cd06oq3cz0.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_addBloA0Zcp36cd0oq3cd06oq3cz0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Zcd0oq3cd06oq3cz0.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_addBloA0Zcp36cd0oq3cd06oq3cz0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Zcd0oq3cd06oq3cz0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a0z0cp36cd0oq3cdj6z.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_multBlA0Z16oe0cp36cd0oq3cdj6z-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z0cp36cd0oq3cdj6z.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_multBlA0Z16oe0cp36cd0oq3cdj6z File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z0cp36cd0oq3cdj6z.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x15_conv1x1338.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x15_conv1x1338-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x15_conv1x1338.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x15_conv1x1338 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x15_conv1x1338.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x15_conv1x12.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x15_conv1x12-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x15_conv1x12.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x15_conv1x12 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x15_conv1x12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x16_conv1x1342.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x16_conv1x1342-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x16_conv1x1342.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x16_conv1x1342 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x16_conv1x1342.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x16_conv1x13.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x16_conv1x13-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x16_conv1x13.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x16_conv1x13 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x16_conv1x13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer67_conv1x1324.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer67_conv1x1324-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer67_conv1x1324.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer67_conv1x1324 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer67_conv1x1324.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer75_conv1x1326.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer75_conv1x1326-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer75_conv1x1326.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer75_conv1x1326 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer75_conv1x1326.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b4_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B4_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_branch.vhd Line: 81
    Info (12023): Found entity 1: conv1x1_B4_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b4_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B4_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_merge.vhd Line: 96
    Info (12023): Found entity 1: conv1x1_B4_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B4_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b5.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B5-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5.vhd Line: 95
    Info (12023): Found entity 1: bb_conv1x1_B5 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b5_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B5_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 92
    Info (12023): Found entity 1: bb_conv1x1_B5_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1.vhd Line: 62
    Info (12023): Found entity 1: i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_cona0zit210_conv1x1364.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zit210_conv1x1364.vhd Line: 61
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zit210_conv1x1364.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_cona0z1x1470_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Z1x1470_data_fifo.vhd Line: 60
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Z1x1470_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_cona0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xa0zer199_conv1x1350.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 60
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer85_conv1x1361.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer85_conv1x1361-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer85_conv1x1361.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer85_conv1x1361 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer85_conv1x1361.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer131_conv1x1352.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer131_conv1x1352-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer131_conv1x1352.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer131_conv1x1352 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer131_conv1x1352.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer93_conv1x1358.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer93_conv1x1358-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer93_conv1x1358.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer93_conv1x1358 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer93_conv1x1358.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer126_conv1x1356.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer126_conv1x1356-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer126_conv1x1356.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer126_conv1x1356 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer126_conv1x1356.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv1x17_conv1x1366.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv1x17_conv1x1366-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x17_conv1x1366.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv1x17_conv1x1366 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x17_conv1x1366.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer70_conv1x1348.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer70_conv1x1348-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer70_conv1x1348.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer70_conv1x1348 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer70_conv1x1348.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b5_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B5_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B5_branch.vhd Line: 78
    Info (12023): Found entity 1: conv1x1_B5_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B5_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b5_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B5_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B5_merge.vhd Line: 70
    Info (12023): Found entity 1: conv1x1_B5_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B5_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b6.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B6-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6.vhd Line: 135
    Info (12023): Found entity 1: bb_conv1x1_B6 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b6_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B6_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 110
    Info (12023): Found entity 1: bb_conv1x1_B6_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b6_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B6_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_merge_reg.vhd Line: 82
    Info (12023): Found entity 1: conv1x1_B6_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_ca0zit225_conv1x1381.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zit225_conv1x1381.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zit225_conv1x1381.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_ca0z1x1472_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1472_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Z1x1472_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1472_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Z1x1472_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_ea0zer220_conv1x1372.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_eA0Zer220_conv1x1372.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_eA0Zer220_conv1x1372.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer65_conv1x1378.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer65_conv1x1378-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer65_conv1x1378.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer65_conv1x1378 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer65_conv1x1378.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer86_conv1x1374.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer86_conv1x1374-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer86_conv1x1374.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer86_conv1x1374 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer86_conv1x1374.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer87_conv1x1376.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer87_conv1x1376-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer87_conv1x1376.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer87_conv1x1376 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer87_conv1x1376.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_ca0zit237_conv1x1391.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zit237_conv1x1391.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zit237_conv1x1391.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_ca0z1x1474_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1474_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Z1x1474_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1474_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Z1x1474_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body12_2_conv1x1_c1_ea0zer231_conv1x1389.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_2_conv1x1_c1_eA0Zer231_conv1x1389.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_2_conv1x1_c1_eA0Zer231_conv1x1389.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a1zcd0oq3cd06oq3cz0.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_addBloA0Zcp36cd0oq3cd06oq3cz0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Zcd0oq3cd06oq3cz0.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_addBloA0Zcp36cd0oq3cd06oq3cz0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Zcd0oq3cd06oq3cz0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a1z0cp36cd0oq3cdj6z.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_multBlA0Z16oe0cp36cd0oq3cdj6z-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Z0cp36cd0oq3cdj6z.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_multBlA0Z16oe0cp36cd0oq3cdj6z File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Z0cp36cd0oq3cdj6z.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x110_conv1x1386.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x110_conv1x1386-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x110_conv1x1386.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x110_conv1x1386 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x110_conv1x1386.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x110_conv1x15.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x110_conv1x15-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x110_conv1x15.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x110_conv1x15 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x110_conv1x15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x19_conv1x1382.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x19_conv1x1382-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x19_conv1x1382.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x19_conv1x1382 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x19_conv1x1382.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x19_conv1x14.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x19_conv1x14-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x19_conv1x14.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x19_conv1x14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x19_conv1x14.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer68_conv1x1368.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer68_conv1x1368-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer68_conv1x1368.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer68_conv1x1368 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer68_conv1x1368.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer76_conv1x1370.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer76_conv1x1370-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer76_conv1x1370.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer76_conv1x1370 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer76_conv1x1370.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b6_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B6_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_branch.vhd Line: 85
    Info (12023): Found entity 1: conv1x1_B6_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b6_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B6_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_merge.vhd Line: 102
    Info (12023): Found entity 1: conv1x1_B6_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B6_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b7.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B7-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7.vhd Line: 98
    Info (12023): Found entity 1: bb_conv1x1_B7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b7_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B7_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_stall_region.vhd Line: 95
    Info (12023): Found entity 1: bb_conv1x1_B7_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1.vhd Line: 61
    Info (12023): Found entity 1: i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_cona0zit253_conv1x1408.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zit253_conv1x1408.vhd Line: 59
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zit253_conv1x1408.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_cona0z1x1476_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1476_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Z1x1476_data_fifo.vhd Line: 58
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1476_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Z1x1476_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_cona0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xa0zer243_conv1x1394.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 59
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer88_conv1x1405.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer88_conv1x1405-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer88_conv1x1405.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer88_conv1x1405 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer88_conv1x1405.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer132_conv1x1396.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer132_conv1x1396-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer132_conv1x1396.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer132_conv1x1396 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer132_conv1x1396.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pad_sync_buffer94_conv1x1402.vhd
    Info (12022): Found design unit 1: i_syncbuf_pad_sync_buffer94_conv1x1402-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer94_conv1x1402.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pad_sync_buffer94_conv1x1402 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pad_sync_buffer94_conv1x1402.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer127_conv1x1400.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer127_conv1x1400-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer127_conv1x1400.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer127_conv1x1400 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer127_conv1x1400.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv1x111_conv1x1410.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv1x111_conv1x1410-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x111_conv1x1410.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv1x111_conv1x1410 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x111_conv1x1410.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer71_conv1x1392.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer71_conv1x1392-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer71_conv1x1392.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer71_conv1x1392 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer71_conv1x1392.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b7_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B7_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B7_branch.vhd Line: 80
    Info (12023): Found entity 1: conv1x1_B7_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B7_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b7_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B7_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B7_merge.vhd Line: 74
    Info (12023): Found entity 1: conv1x1_B7_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B7_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b8.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B8-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8.vhd Line: 138
    Info (12023): Found entity 1: bb_conv1x1_B8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b8_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B8_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 112
    Info (12023): Found entity 1: bb_conv1x1_B8_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b8_merge_reg.vhd
    Info (12022): Found design unit 1: conv1x1_B8_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_merge_reg.vhd Line: 84
    Info (12023): Found entity 1: conv1x1_B8_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_ca0zit267_conv1x1425.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zit267_conv1x1425.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zit267_conv1x1425.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_ca0z1x1478_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1478_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Z1x1478_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1478_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Z1x1478_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_ea0zer262_conv1x1416.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_eA0Zer262_conv1x1416.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_eA0Zer262_conv1x1416.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_im_sync_buffer66_conv1x1422.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_im_sync_buffer66_conv1x1422-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer66_conv1x1422.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_im_sync_buffer66_conv1x1422 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_im_sync_buffer66_conv1x1422.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer89_conv1x1418.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer89_conv1x1418-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer89_conv1x1418.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer89_conv1x1418 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer89_conv1x1418.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_size_sync_buffer90_conv1x1420.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_size_sync_buffer90_conv1x1420-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer90_conv1x1420.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_size_sync_buffer90_conv1x1420 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_size_sync_buffer90_conv1x1420.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_ca0zit279_conv1x1435.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zit279_conv1x1435.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zit279_conv1x1435.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_ca0z1x1480_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Z1x1480_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Z1x1480_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_ca0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_ea0zer273_conv1x1433.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_eA0Zer273_conv1x1433.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_eA0Zer273_conv1x1433.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a2zcd0oq3cd06oq3cz0.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_addBloA0Zcp36cd0oq3cd06oq3cz0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A2Zcd0oq3cd06oq3cz0.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_addBloA0Zcp36cd0oq3cd06oq3cz0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A2Zcd0oq3cd06oq3cz0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a2z0cp36cd0oq3cdj6z.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_multBlA0Z16oe0cp36cd0oq3cdj6z-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A2Z0cp36cd0oq3cdj6z.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_multBlA0Z16oe0cp36cd0oq3cdj6z File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A2Z0cp36cd0oq3cdj6z.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x113_conv1x1426.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x113_conv1x1426-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x113_conv1x1426.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x113_conv1x1426 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x113_conv1x1426.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x113_conv1x16.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x113_conv1x16-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x113_conv1x16.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x113_conv1x16 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x113_conv1x16.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_conv1x114_conv1x1430.vhd
    Info (12022): Found design unit 1: i_load_unnamed_conv1x114_conv1x1430-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x114_conv1x1430.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_conv1x114_conv1x1430 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x114_conv1x1430.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_conv1x114_conv1x17.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_conv1x114_conv1x17-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x114_conv1x17.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_conv1x114_conv1x17 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_conv1x114_conv1x17.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer69_conv1x1412.vhd
    Info (12022): Found design unit 1: i_syncbuf_filter_weight_sync_buffer69_conv1x1412-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer69_conv1x1412.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_filter_weight_sync_buffer69_conv1x1412 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_filter_weight_sync_buffer69_conv1x1412.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer77_conv1x1414.vhd
    Info (12022): Found design unit 1: i_syncbuf_input_channels_sync_buffer77_conv1x1414-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer77_conv1x1414.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_input_channels_sync_buffer77_conv1x1414 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_input_channels_sync_buffer77_conv1x1414.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b8_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B8_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_branch.vhd Line: 87
    Info (12023): Found entity 1: conv1x1_B8_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b8_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B8_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_merge.vhd Line: 105
    Info (12023): Found entity 1: conv1x1_B8_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B8_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b9.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B9-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9.vhd Line: 89
    Info (12023): Found entity 1: bb_conv1x1_B9 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_conv1x1_b9_stall_region.vhd
    Info (12022): Found design unit 1: bb_conv1x1_B9_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 82
    Info (12023): Found entity 1: bb_conv1x1_B9_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_end_3_loopexit_loopexit_cona0zenter285_conv1x1.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_3_loopexit_loopexit_conA0Zenter285_conv1x1.vhd Line: 60
    Info (12023): Found entity 1: i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_3_loopexit_loopexit_conA0Zenter285_conv1x1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looa0zit293_conv1x1446.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zit293_conv1x1446.vhd Line: 55
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zit293_conv1x1446.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looa0z1x1482_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1482_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Z1x1482_data_fifo.vhd Line: 54
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1482_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Z1x1482_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looa0zx1_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zx1_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zx1_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_end_3_loopexit_loopexa0zer285_conv1x1438.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_3_loopexit_loopexA0Zer285_conv1x1438.vhd Line: 58
    Info (12023): Found entity 1: i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_3_loopexit_loopexA0Zer285_conv1x1438.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer133_conv1x1443.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer133_conv1x1443-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer133_conv1x1443.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer133_conv1x1443 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer133_conv1x1443.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_size_sync_buffer134_conv1x1440.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_size_sync_buffer134_conv1x1440-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer134_conv1x1440.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_size_sync_buffer134_conv1x1440 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_size_sync_buffer134_conv1x1440.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_conv1x115_conv1x1448.vhd
    Info (12022): Found design unit 1: i_store_unnamed_conv1x115_conv1x1448-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x115_conv1x1448.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_conv1x115_conv1x1448 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x115_conv1x1448.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_output_im_sync_buffer72_conv1x1436.vhd
    Info (12022): Found design unit 1: i_syncbuf_output_im_sync_buffer72_conv1x1436-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer72_conv1x1436.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_output_im_sync_buffer72_conv1x1436 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_output_im_sync_buffer72_conv1x1436.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b9_branch.vhd
    Info (12022): Found design unit 1: conv1x1_B9_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B9_branch.vhd Line: 61
    Info (12023): Found entity 1: conv1x1_B9_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B9_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_b9_merge.vhd
    Info (12022): Found design unit 1: conv1x1_B9_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B9_merge.vhd Line: 74
    Info (12023): Found entity 1: conv1x1_B9_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_B9_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv1x10.vhd
    Info (12022): Found design unit 1: loop_limiter_conv1x10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x10.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv1x10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv1x11.vhd
    Info (12022): Found design unit 1: loop_limiter_conv1x11-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x11.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv1x11 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv1x12.vhd
    Info (12022): Found design unit 1: loop_limiter_conv1x12-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x12.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv1x12 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x12.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv1x13.vhd
    Info (12022): Found design unit 1: loop_limiter_conv1x13-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x13.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv1x13 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_conv1x14.vhd
    Info (12022): Found design unit 1: loop_limiter_conv1x14-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x14.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_conv1x14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x14.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/conv1x1_function_cra_slave.vhd
    Info (12022): Found design unit 1: conv1x1_function_cra_slave-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: conv1x1_function_cra_slave File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function_cra_slave.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_function_wrapper.vhd
    Info (12022): Found design unit 1: pool_function_wrapper-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function_wrapper.vhd Line: 100
    Info (12023): Found entity 1: pool_function_wrapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function_wrapper.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_function.vhd
    Info (12022): Found design unit 1: pool_function-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 84
    Info (12023): Found entity 1: pool_function File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b1_sr_0.vhd
    Info (12022): Found design unit 1: bb_pool_B1_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_sr_0.vhd Line: 66
    Info (12023): Found entity 1: bb_pool_B1_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b1_sr_1.vhd
    Info (12022): Found design unit 1: bb_pool_B1_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_sr_1.vhd Line: 66
    Info (12023): Found entity 1: bb_pool_B1_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b2_sr_0.vhd
    Info (12022): Found design unit 1: bb_pool_B2_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_sr_0.vhd Line: 76
    Info (12023): Found entity 1: bb_pool_B2_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b2_sr_1.vhd
    Info (12022): Found design unit 1: bb_pool_B2_sr_1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_sr_1.vhd Line: 76
    Info (12023): Found entity 1: bb_pool_B2_sr_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_sr_1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b3_sr_0.vhd
    Info (12022): Found design unit 1: bb_pool_B3_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_sr_0.vhd Line: 72
    Info (12023): Found entity 1: bb_pool_B3_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b4_sr_0.vhd
    Info (12022): Found design unit 1: bb_pool_B4_sr_0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4_sr_0.vhd Line: 48
    Info (12023): Found entity 1: bb_pool_B4_sr_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4_sr_0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b0.vhd
    Info (12022): Found design unit 1: bb_pool_B0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0.vhd Line: 62
    Info (12023): Found entity 1: bb_pool_B0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b0_stall_region.vhd
    Info (12022): Found design unit 1: bb_pool_B0_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 59
    Info (12023): Found entity 1: bb_pool_B0_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_entry_pool_c0_enter_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c0_entry_pool_c0_enter_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_pool_c0_enter_pool.vhd Line: 54
    Info (12023): Found entity 1: i_sfc_c0_entry_pool_c0_enter_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_pool_c0_enter_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10.vhd Line: 57
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo.vhd Line: 56
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_entry_pool_c0_enter_pool2.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_entry_pool_c0_enter_pool2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_pool_c0_enter_pool2.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_logic_c0_entry_pool_c0_enter_pool2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_pool_c0_enter_pool2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer2_pool7.vhd
    Info (12022): Found design unit 1: i_syncbuf_kernel_size_sync_buffer2_pool7-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer2_pool7.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_kernel_size_sync_buffer2_pool7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer2_pool7.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer7_pool4.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer7_pool4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer7_pool4.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer7_pool4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer7_pool4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_entry_pool_c1_enter_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c1_entry_pool_c1_enter_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_pool_c1_enter_pool.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c1_entry_pool_c1_enter_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_pool_c1_enter_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_entry_pool_c1_enter_pool11.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_entry_pool_c1_enter_pool11-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_pool_c1_enter_pool11.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c1_entry_pool_c1_enter_pool11 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_pool_c1_enter_pool11.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer5_pool13.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer5_pool13-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer5_pool13.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer5_pool13 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer5_pool13.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c2_entry_pool_c2_enter_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c2_entry_pool_c2_enter_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_pool_c2_enter_pool.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c2_entry_pool_c2_enter_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_pool_c2_enter_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c2_entry_pool_c2_enter_pool16.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c2_entry_pool_c2_enter_pool16-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_pool_c2_enter_pool16.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c2_entry_pool_c2_enter_pool16 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_pool_c2_enter_pool16.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_pool18.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_size_sync_buffer_pool18-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_pool18.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_size_sync_buffer_pool18 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer_pool18.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b0_merge_reg.vhd
    Info (12022): Found design unit 1: pool_B0_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_merge_reg.vhd Line: 48
    Info (12023): Found entity 1: pool_B0_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_pool_type_sync_buffer_pool0.vhd
    Info (12022): Found design unit 1: i_syncbuf_pool_type_sync_buffer_pool0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pool_type_sync_buffer_pool0.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_pool_type_sync_buffer_pool0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_pool_type_sync_buffer_pool0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b0_branch.vhd
    Info (12022): Found design unit 1: pool_B0_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_branch.vhd Line: 62
    Info (12023): Found entity 1: pool_B0_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b0_merge.vhd
    Info (12022): Found design unit 1: pool_B0_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_merge.vhd Line: 48
    Info (12023): Found entity 1: pool_B0_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B0_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b1.vhd
    Info (12022): Found design unit 1: bb_pool_B1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1.vhd Line: 87
    Info (12023): Found entity 1: bb_pool_B1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b1_stall_region.vhd
    Info (12022): Found design unit 1: bb_pool_B1_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 71
    Info (12023): Found entity 1: bb_pool_B1_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_ca0zpool79_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool79_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_cA0Zpool79_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool79_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_cA0Zpool79_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_ca0zol_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer6_pool24.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer6_pool24-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer6_pool24.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer6_pool24 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer6_pool24.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_ca0zpool81_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool81_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_cA0Zpool81_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool81_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_cA0Zpool81_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_ca0zol_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer_pool29.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer_pool29-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_pool29.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer_pool29 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer_pool29.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool.vhd Line: 51
    Info (12023): Found entity 1: i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_ca0zpool83_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool83_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_cA0Zpool83_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool83_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_cA0Zpool83_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_ca0zol_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_cA0Zol_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32.vhd Line: 49
    Info (12023): Found entity 1: i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_stride_sync_buffer4_pool34.vhd
    Info (12022): Found design unit 1: i_syncbuf_stride_sync_buffer4_pool34-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer4_pool34.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_stride_sync_buffer4_pool34 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_stride_sync_buffer4_pool34.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b1_merge_reg.vhd
    Info (12022): Found design unit 1: pool_B1_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_merge_reg.vhd Line: 66
    Info (12023): Found entity 1: pool_B1_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b1_branch.vhd
    Info (12022): Found design unit 1: pool_B1_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_branch.vhd Line: 72
    Info (12023): Found entity 1: pool_B1_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b1_merge.vhd
    Info (12022): Found design unit 1: pool_B1_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_merge.vhd Line: 78
    Info (12023): Found entity 1: pool_B1_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B1_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b2.vhd
    Info (12022): Found design unit 1: bb_pool_B2-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2.vhd Line: 114
    Info (12023): Found entity 1: bb_pool_B2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b2_stall_region.vhd
    Info (12022): Found design unit 1: bb_pool_B2_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 94
    Info (12023): Found entity 1: bb_pool_B2_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c0_for_body12_pool_c0_enter28_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c0_for_body12_pool_c0_enter28_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_pool_c0_enter28_pool.vhd Line: 55
    Info (12023): Found entity 1: i_sfc_c0_for_body12_pool_c0_enter28_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_pool_c0_enter28_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exia0zpool85_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool85_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exiA0Zpool85_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool85_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exiA0Zpool85_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exia0zol_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exiA0Zol_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exiA0Zol_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 53
    Info (12023): Found entity 1: i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_pool47.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_data_sync_buffer_pool47-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_pool47.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_data_sync_buffer_pool47 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_data_sync_buffer_pool47.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_in_size_sync_buffer1_pool45.vhd
    Info (12022): Found design unit 1: i_syncbuf_in_size_sync_buffer1_pool45-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer1_pool45.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_in_size_sync_buffer1_pool45 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_in_size_sync_buffer1_pool45.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer3_pool43.vhd
    Info (12022): Found design unit 1: i_syncbuf_kernel_size_sync_buffer3_pool43-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer3_pool43.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_kernel_size_sync_buffer3_pool43 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer3_pool43.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer_pool41.vhd
    Info (12022): Found design unit 1: i_syncbuf_kernel_size_sync_buffer_pool41-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer_pool41.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_kernel_size_sync_buffer_pool41 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_kernel_size_sync_buffer_pool41.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_c1_for_body12_pool_c1_enter36_pool.vhd
    Info (12022): Found design unit 1: i_sfc_c1_for_body12_pool_c1_enter36_pool-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_pool_c1_enter36_pool.vhd Line: 52
    Info (12023): Found entity 1: i_sfc_c1_for_body12_pool_c1_enter36_pool File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_pool_c1_enter36_pool.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58.vhd Line: 51
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exia0zpool87_data_fifo.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool87_data_fifo-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exiA0Zpool87_data_fifo.vhd Line: 50
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool87_data_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exiA0Zpool87_data_fifo.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exia0zol_full_detector.vhd
    Info (12022): Found design unit 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_full_detector-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exiA0Zol_full_detector.vhd Line: 48
    Info (12023): Found entity 1: i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_full_detector File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exiA0Zol_full_detector.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd
    Info (12022): Found design unit 1: i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 50
    Info (12023): Found entity 1: i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a0z03p06o303d0jzj0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_constMultBlock_tA0Z06of03p06o303d0jzj0u-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z03p06o303d0jzj0u.vhd Line: 44
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_constMultBlock_tA0Z06of03p06o303d0jzj0u File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A0Z03p06o303d0jzj0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/floatcomponent_i_sfc_logic_c1_for_body12a1zo00rf00d06of5q0u.vhd
    Info (12022): Found design unit 1: floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Zo00rf00d06of5q0u.vhd Line: 45
    Info (12023): Found entity 1: floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_for_body12A1Zo00rf00d06of5q0u.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b2_merge_reg.vhd
    Info (12022): Found design unit 1: pool_B2_merge_reg-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_merge_reg.vhd Line: 76
    Info (12023): Found entity 1: pool_B2_merge_reg File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_merge_reg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_load_unnamed_pool3_pool53.vhd
    Info (12022): Found design unit 1: i_load_unnamed_pool3_pool53-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_pool3_pool53.vhd Line: 61
    Info (12023): Found entity 1: i_load_unnamed_pool3_pool53 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_pool3_pool53.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/readdata_reg_unnamed_pool3_pool0.vhd
    Info (12022): Found design unit 1: readdata_reg_unnamed_pool3_pool0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_pool3_pool0.vhd Line: 48
    Info (12023): Found entity 1: readdata_reg_unnamed_pool3_pool0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/readdata_reg_unnamed_pool3_pool0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer_pool37.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer_pool37-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer_pool37.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer_pool37 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer_pool37.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b2_branch.vhd
    Info (12022): Found design unit 1: pool_B2_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_branch.vhd Line: 81
    Info (12023): Found entity 1: pool_B2_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b2_merge.vhd
    Info (12022): Found design unit 1: pool_B2_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_merge.vhd Line: 93
    Info (12023): Found entity 1: pool_B2_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B2_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b3.vhd
    Info (12022): Found design unit 1: bb_pool_B3-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3.vhd Line: 90
    Info (12023): Found entity 1: bb_pool_B3 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b3_stall_region.vhd
    Info (12022): Found design unit 1: bb_pool_B3_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 85
    Info (12023): Found entity 1: bb_pool_B3_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_store_unnamed_pool5_pool63.vhd
    Info (12022): Found design unit 1: i_store_unnamed_pool5_pool63-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_pool5_pool63.vhd Line: 62
    Info (12023): Found entity 1: i_store_unnamed_pool5_pool63 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_pool5_pool63.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_pool60.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_data_sync_buffer_pool60-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_pool60.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_data_sync_buffer_pool60 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_data_sync_buffer_pool60.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer8_pool65.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer8_pool65-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer8_pool65.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer8_pool65 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer8_pool65.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/i_syncbuf_out_size_sync_buffer9_pool69.vhd
    Info (12022): Found design unit 1: i_syncbuf_out_size_sync_buffer9_pool69-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer9_pool69.vhd Line: 49
    Info (12023): Found entity 1: i_syncbuf_out_size_sync_buffer9_pool69 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_out_size_sync_buffer9_pool69.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b3_branch.vhd
    Info (12022): Found design unit 1: pool_B3_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B3_branch.vhd Line: 69
    Info (12023): Found entity 1: pool_B3_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B3_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b3_merge.vhd
    Info (12022): Found design unit 1: pool_B3_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B3_merge.vhd Line: 72
    Info (12023): Found entity 1: pool_B3_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B3_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b4.vhd
    Info (12022): Found design unit 1: bb_pool_B4-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4.vhd Line: 46
    Info (12023): Found entity 1: bb_pool_B4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/bb_pool_b4_stall_region.vhd
    Info (12022): Found design unit 1: bb_pool_B4_stall_region-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4_stall_region.vhd Line: 46
    Info (12023): Found entity 1: bb_pool_B4_stall_region File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4_stall_region.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b4_branch.vhd
    Info (12022): Found design unit 1: pool_B4_branch-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B4_branch.vhd Line: 46
    Info (12023): Found entity 1: pool_B4_branch File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B4_branch.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_b4_merge.vhd
    Info (12022): Found design unit 1: pool_B4_merge-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B4_merge.vhd Line: 46
    Info (12023): Found entity 1: pool_B4_merge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_B4_merge.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_pool0.vhd
    Info (12022): Found design unit 1: loop_limiter_pool0-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool0.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_pool0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool0.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/loop_limiter_pool1.vhd
    Info (12022): Found design unit 1: loop_limiter_pool1-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool1.vhd Line: 48
    Info (12023): Found entity 1: loop_limiter_pool1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool1.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/pool_function_cra_slave.vhd
    Info (12022): Found design unit 1: pool_function_cra_slave-normal File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function_cra_slave.vhd Line: 75
    Info (12023): Found entity 1: pool_function_cra_slave File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function_cra_slave.vhd Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_ic_top.sv
    Info (12023): Found entity 1: lsu_ic_top File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_top.sv Line: 22
    Info (12023): Found entity 2: debug_io_cnt File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_top.sv Line: 355
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_hybrid.sv
    Info (12023): Found entity 1: lsu_ic_hybrid File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_hybrid.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_token.sv
    Info (12023): Found entity 1: lsu_ic_token File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_ic_unbalance.sv
    Info (12023): Found entity 1: lsu_ic_unbalance File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_unbalance.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_n_fast.sv
    Info (12023): Found entity 1: lsu_n_fast File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_fast.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_n_token.sv
    Info (12023): Found entity 1: lsu_n_token File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_rd_back.sv
    Info (12023): Found entity 1: lsu_rd_back File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_rd_back_n.sv
    Info (12023): Found entity 1: lsu_rd_back_n File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back_n.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_swdimm_token_ring.sv
    Info (12023): Found entity 1: lsu_swdimm_token_ring File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_swdimm_token_ring.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_token_ring.sv
    Info (12023): Found entity 1: lsu_token_ring File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_skid_buffer.sv
    Info (12023): Found entity 1: acl_skid_buffer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_skid_buffer.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv
    Info (12023): Found entity 1: cra_ring_root File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_root.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv
    Info (12023): Found entity 1: cra_ring_node File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v
    Info (12023): Found entity 1: system_acl_iface File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_rsp_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_router_002_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_1_router_002 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_1_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_0_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v
    Info (12023): Found entity 1: version_id File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/version_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v
    Info (12023): Found entity 1: system_acl_iface_pll File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v
    Info (12023): Found entity 1: system_acl_iface_hps File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv
    Info (12023): Found entity 1: system_acl_iface_hps_hps_io_border File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: system_acl_iface_hps_fpga_interfaces File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v
    Info (12023): Found entity 1: irq_ena File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/irq_ena.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v
    Info (12023): Found entity 1: altera_irq_bridge File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_irq_bridge.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v
    Info (12023): Found entity 1: mem_org_mode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/mem_org_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v
    Info (12023): Found entity 1: sw_reset File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/sw_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v
    Info (12023): Found entity 1: pll_lock_avs File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pll_lock_avs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v
    Info (12023): Found entity 1: global_routing File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/global_routing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v
    Info (12023): Found entity 1: acl_timer File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:the_system" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/top.v Line: 193
Info (12128): Elaborating entity "system_acl_iface" for hierarchy "system:the_system|system_acl_iface:acl_iface" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 251
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 225
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_kernel_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 78
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "24"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "140.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "280.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "6"
    Info (12134): Parameter "m_cnt_lo_div" = "5"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "559.999999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3355443"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "acl_timer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|acl_timer:counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 95
Info (12128): Elaborating entity "global_routing" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|global_routing:global_routing_kernel_clk" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 100
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_avalon_mm_bridge:ctrl" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 139
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 154
Info (12128): Elaborating entity "pll_lock_avs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 165
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|version_id:version_id_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 175
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_pll_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 190
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pll_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf
    Info (12023): Found entity 1: altsyncram_lil1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lil1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (8) in the Memory Initialization File "D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/pll_rom.hex" -- setting initial value for remaining addresses to 0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 233
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctrl_m0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 451
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 515
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 579
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 643
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 707
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 852
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_rom_s1_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 936
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 977
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1143
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1534
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1705
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1722
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1807
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1824
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1916
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1961
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2035
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 296
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 359
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 422
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 258
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_sys_description_rom" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sys_description.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2em1.tdf
    Info (12023): Found entity 1: altsyncram_2em1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2em1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2em1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_2em1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (58) in the Memory Initialization File "D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/sys_description.hex" -- setting initial value for remaining addresses to 0 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v Line: 79
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 164
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 203
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 218
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 252
Info (12128): Elaborating entity "mem_org_mode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 266
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/mem_org_mode.v Line: 30
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/mem_org_mode.v Line: 35
Info (12128): Elaborating entity "altera_irq_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_irq_bridge:irq_bridge_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 306
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 379
Info (12128): Elaborating entity "irq_ena" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 392
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 417
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 190
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:kernel_cra_s0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 254
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 509
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 560
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 476
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:kernel_cntrl_m0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 952
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1016
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1161
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1245
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1286
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1411
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1452
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1493
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 1618
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2134
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 190
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2150
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2166
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2296
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2349
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2366
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2485
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2519
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2640
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2706
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 2904
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v Line: 3070
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_irq_mapper:irq_mapper" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 483
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_address_span_extender:address_span_extender_kernel" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 297
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 333
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "system_acl_iface_hps" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 442
Info (12128): Elaborating entity "system_acl_iface_hps_fpga_interfaces" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps.v Line: 195
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps.v Line: 251
Info (12128): Elaborating entity "system_acl_iface_hps_hps_io_border" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps_hps_io.v Line: 119
Info (12128): Elaborating entity "hps_sdram" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv Line: 305
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 483
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
Info (12133): Instantiated megafunction "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "version_id" for hierarchy "system:the_system|system_acl_iface:acl_iface|version_id:version_id" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 493
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 517
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 177
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 241
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 322
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 406
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 447
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 463
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 479
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router_001:router_001|system_acl_iface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 496
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 513
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 547
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 576
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 569
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 236
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 364
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 448
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rdata_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 530
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 546
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router:router|system_acl_iface_mm_interconnect_1_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_002" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router_002:router_002" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 578
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_router_002:router_002|system_acl_iface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 628
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 645
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 685
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 708
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_1_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 725
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 596
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 249
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:acl_kernel_interface_ctrl_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 313
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:version_id_s_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 377
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 458
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 542
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:acl_kernel_interface_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_interface_ctrl_agent_rsp_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 583
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 724
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 185
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 740
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001_default_decode" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 806
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 829
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 846
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 880
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_mux" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 920
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 620
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 103
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 167
Info (12128): Elaborating entity "system_acl_iface_irq_mapper" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper:irq_mapper" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 627
Info (12128): Elaborating entity "system_acl_iface_irq_mapper_001" for hierarchy "system:the_system|system_acl_iface:acl_iface|system_acl_iface_irq_mapper_001:irq_mapper_001" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface.v Line: 633
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_batchnorm_cra_cra_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 283
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|cra_ring_node:avs_batchnorm_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 77
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|cra_ring_node:avs_batchnorm_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_reset_pulse_extender" for hierarchy "system:the_system|cra_ring_node:avs_batchnorm_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 171
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 227
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 244
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|cra_ring_node:avs_batchnorm_cra_cra_ring|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_conv1x1_cra_cra_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 315
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_conv_cra_cra_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 347
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:the_system|cra_ring_node:avs_pool_cra_cra_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 379
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(29): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/cra_ring_node.sv Line: 29
Info (12128): Elaborating entity "cra_ring_root" for hierarchy "system:the_system|cra_ring_root:cra_root" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 412
Info (12128): Elaborating entity "darknet_system" for hierarchy "system:the_system|darknet_system:darknet_system" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 456
Warning (10034): Output port "avm_memgmem0_port_0_0_rw_enable" at darknet_system.v(66) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 66
Info (12128): Elaborating entity "batchnorm_std_ic_partition_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 201
Warning (10036): Verilog HDL or VHDL warning at darknet_system.v(616): object "batchnorm_finish_chain" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 616
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "batchnorm_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "batchnorm_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "batchnorm_group_id" into its bus
Info (12128): Elaborating entity "acl_work_group_dispatcher" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_work_group_dispatcher:batchnorm_workgroup_dispatcher" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 672
Info (12128): Elaborating entity "acl_kernel_finish_detector" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_kernel_finish_detector:batchnorm_finish_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 698
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_kernel_finish_detector:batchnorm_finish_detector|acl_multistage_accumulator:ndrange_sum" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 257
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 191
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_kernel_finish_detector:batchnorm_finish_detector|acl_multistage_accumulator:ndrange_completed" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 299
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(191): truncated value with size 97 to match size of target (96) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_multistage_accumulator.v Line: 191
Info (12128): Elaborating entity "batchnorm_function_cra_slave" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_function_cra_slave:batchnorm_cra_slave_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 735
Info (12128): Elaborating entity "acl_id_iterator" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 766
Warning (10036): Verilog HDL or VHDL warning at acl_id_iterator.v(99): object "issue_check" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 99
Warning (10034): Output port "stall_out_lookahead" at acl_id_iterator.v(59) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 59
Warning (10034): Output port "valid_out_lookahead" at acl_id_iterator.v(64) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 64
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_shift_register:register_block[0].acl_gid" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 119
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_shift_register:acl_valid" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 136
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 169
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf
    Info (12023): Found entity 1: scfifo_25d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_25d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_25d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s7a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_25d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf
    Info (12023): Found entity 1: altsyncram_1hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1hn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf
    Info (12023): Found entity 1: cmpr_1l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_1l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_1l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cmpr_1l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf
    Info (12023): Found entity 1: cntr_egb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_egb.tdf Line: 25
Info (12128): Elaborating entity "cntr_egb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf
    Info (12023): Found entity 1: cntr_rg7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_rg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_rg7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s7a1.tdf Line: 59
Info (12128): Elaborating entity "acl_work_item_iterator" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_work_item_iterator:work_item_iterator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(113): object "global_total" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(114): object "local_total" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 114
Warning (10034): Output port "group_id" at acl_work_item_iterator.v(95) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 95
Warning (10034): Output port "stall_out" at acl_work_item_iterator.v(83) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 83
Warning (10034): Output port "valid_out" at acl_work_item_iterator.v(87) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 87
Warning (10034): Output port "valid_out_lookahead" at acl_work_item_iterator.v(88) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 88
Info (12128): Elaborating entity "batchnorm_top_wrapper_0" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 862
Info (12128): Elaborating entity "batchnorm_function_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2162
Info (12128): Elaborating entity "batchnorm_function" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_wrapper.vhd Line: 386
Info (12128): Elaborating entity "bb_batchnorm_B0" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function.vhd Line: 282
Info (12128): Elaborating entity "batchnorm_B0_branch" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|batchnorm_B0_branch:thebatchnorm_B0_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0.vhd Line: 318
Info (12128): Elaborating entity "batchnorm_B0_merge" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|batchnorm_B0_merge:thebatchnorm_B0_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0.vhd Line: 329
Info (12128): Elaborating entity "bb_batchnorm_B0_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0.vhd Line: 344
Info (12128): Elaborating entity "i_load_unnamed_batchnorm4_batchnorm31" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 933
Info (12128): Elaborating entity "readdata_reg_unnamed_batchnorm4_batchnorm4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|readdata_reg_unnamed_batchnorm4_batchnorm4:thereaddata_reg_unnamed_batchnorm4_batchnorm4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm4_batchnorm31.vhd Line: 227
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm4_batchnorm31.vhd Line: 292
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 284
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_std_synchronizer_nocut" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_std_synchronizer_nocut:GEN_SYNCHRONIZER.reset_synchronizer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 158
Info (12128): Elaborating entity "acl_reset_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 171
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 227
Warning (10230): Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 244
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_permute_address:u_permute_address" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 437
Info (12128): Elaborating entity "lsu_streaming_read" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1367
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming.v Line: 126
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "lsu_burst_read_master" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_streaming.v Line: 245
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(150): truncated value with size 32 to match size of target (30) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 150
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(170): truncated value with size 32 to match size of target (30) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 170
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(182): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 182
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(186): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 186
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(189): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 189
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(191): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 191
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(213): truncated value with size 32 to match size of target (6) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 213
Warning (10230): Verilog HDL assignment warning at lsu_burst_master.v(224): truncated value with size 32 to match size of target (6) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 224
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 247
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 247
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_burst_master.v Line: 247
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dg61.tdf
    Info (12023): Found entity 1: scfifo_dg61 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_dg61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_dg61" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_km61.tdf
    Info (12023): Found entity 1: a_dpfifo_km61 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_km61" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_dg61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf
    Info (12023): Found entity 1: altsyncram_34i1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_34i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_34i1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|altsyncram_34i1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf
    Info (12023): Found entity 1: cmpr_5l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_5l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 54
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cmpr_5l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf
    Info (12023): Found entity 1: cntr_igb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_igb.tdf Line: 25
Info (12128): Elaborating entity "cntr_igb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_igb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_vg7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm4_batchnorm31:thei_load_unnamed_batchnorm4_batchnorm|lsu_top:thei_load_unnamed_batchnorm4_batchnorm32|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master|scfifo:the_master_to_user_fifo|scfifo_dg61:auto_generated|a_dpfifo_km61:dpfifo|cntr_jgb:wr_ptr" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_km61.tdf Line: 58
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 984
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "207"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m6d1.tdf
    Info (12023): Found entity 1: scfifo_m6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_m6d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_g9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_g9a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkn1.tdf
    Info (12023): Found entity 1: altsyncram_hkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_hkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|altsyncram_hkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|cmpr_7l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf
    Info (12023): Found entity 1: cntr_kgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_kgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_kgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|cntr_kgb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_1h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|cntr_1h7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_lgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist5_batchnorm_B0_merge_reg_aunroll_x_out_data_out_0_206_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_g9a1:dpfifo|cntr_lgb:wr_ptr" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g9a1.tdf Line: 59
Info (12128): Elaborating entity "i_store_unnamed_batchnorm5_batchnorm42" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1042
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_batchnorm5_batchnorm42.vhd Line: 258
Warning (10034): Output port "o_readdata" at lsu_top.v(224) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 224
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_write" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1134
Info (12128): Elaborating entity "lsu_bursting_write_internal" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1252
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1512): truncated value with size 10 to match size of target (9) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1512
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1622): truncated value with size 6 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1622
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1640): truncated value with size 32 to match size of target (9) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1640
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1654): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1654
Info (12128): Elaborating entity "bursting_coalescer" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1455
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1799): truncated value with size 32 to match size of target (25) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1799
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1801): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1801
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1802): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1802
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1811): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1811
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1812): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1812
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1562
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "288"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s6d1.tdf
    Info (12023): Found entity 1: scfifo_s6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s6d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m9a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lkn1.tdf
    Info (12023): Found entity 1: altsyncram_lkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_lkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf
    Info (12023): Found entity 1: cmpr_4l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_4l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_4l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cmpr_4l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf
    Info (12023): Found entity 1: cntr_hgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_hgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_hgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_hgb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf
    Info (12023): Found entity 1: cntr_ug7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_ug7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ug7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_ug7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m9a1.tdf Line: 58
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1579
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p3d1.tdf
    Info (12023): Found entity 1: scfifo_p3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p3d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_j6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_j6a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fen1.tdf
    Info (12023): Found entity 1: altsyncram_fen1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_fen1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fen1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|altsyncram_fen1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j6a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1600
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t4d1.tdf
    Info (12023): Found entity 1: scfifo_t4d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t4d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_n7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_n7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_n7a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf
    Info (12023): Found entity 1: altsyncram_ngn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ngn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ngn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_ngn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n7a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_store_unnamed_batchnorm5_batchnorm42:thei_store_unnamed_batchnorm5_batchnorm|lsu_top:thei_store_unnamed_batchnorm5_batchnorm43|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "i_syncbuf_bn_running_var_sync_buffer_batchnorm4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_syncbuf_bn_running_var_sync_buffer_batchnorm4:thei_syncbuf_bn_running_var_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1103
Info (12128): Elaborating entity "acl_dspba_buffer" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_syncbuf_bn_running_var_sync_buffer_batchnorm4:thei_syncbuf_bn_running_var_sync_buffer_batchnorm|acl_dspba_buffer:thei_syncbuf_bn_running_var_sync_buffer_batchnorm5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_bn_running_var_sync_buffer_batchnorm4.vhd Line: 74
Info (12128): Elaborating entity "i_load_unnamed_batchnorm3_batchnorm29" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm3_batchnorm29:thei_load_unnamed_batchnorm3_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1143
Info (12128): Elaborating entity "readdata_reg_unnamed_batchnorm3_batchnorm3" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm3_batchnorm29:thei_load_unnamed_batchnorm3_batchnorm|readdata_reg_unnamed_batchnorm3_batchnorm3:thereaddata_reg_unnamed_batchnorm3_batchnorm3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm3_batchnorm29.vhd Line: 227
Info (12128): Elaborating entity "i_syncbuf_bn_running_mean_sync_buffer_batchnorm2" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_syncbuf_bn_running_mean_sync_buffer_batchnorm2:thei_syncbuf_bn_running_mean_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1200
Info (12128): Elaborating entity "i_load_unnamed_batchnorm2_batchnorm27" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm2_batchnorm27:thei_load_unnamed_batchnorm2_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1240
Info (12128): Elaborating entity "readdata_reg_unnamed_batchnorm2_batchnorm2" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm2_batchnorm27:thei_load_unnamed_batchnorm2_batchnorm|readdata_reg_unnamed_batchnorm2_batchnorm2:thereaddata_reg_unnamed_batchnorm2_batchnorm2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm2_batchnorm27.vhd Line: 227
Info (12128): Elaborating entity "i_sfc_c1_entry_batchnorm_c1_enter_batchnorm" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1286
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_batchnorm_c1_enter_batchnorm.vhd Line: 125
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|dspba_delay:redist13_sync_in_aunroll_x_in_i_valid_88" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 336
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|dspba_delay:redist14_sync_in_aunroll_x_in_i_valid_89" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 341
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 426
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 426
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 426
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "61"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "61"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_0a14.tdf
    Info (12023): Found entity 1: altera_syncram_0a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_0a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_0a14" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_mem_dmem|altera_syncram_0a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1nb4.tdf
    Info (12023): Found entity 1: altsyncram_1nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1nb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_mem_dmem|altera_syncram_0a14:auto_generated|altsyncram_1nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_0a14.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|dspba_delay:redist12_sync_in_aunroll_x_in_c1_eni5_5_63_outputreg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 466
Info (12128): Elaborating entity "i_syncbuf_eps_sync_buffer_batchnorm35" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|i_syncbuf_eps_sync_buffer_batchnorm35:thei_syncbuf_eps_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 478
Info (12128): Elaborating entity "acl_dspba_buffer" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|i_syncbuf_eps_sync_buffer_batchnorm35:thei_syncbuf_eps_sync_buffer_batchnorm|acl_dspba_buffer:thei_syncbuf_eps_sync_buffer_batchnorm36" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_syncbuf_eps_sync_buffer_batchnorm35.vhd Line: 73
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 491
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist40_expY_uid12_block_rsrvd_fix_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 419
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist41_fracY_uid11_block_rsrvd_fix_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 427
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist22_sigB_uid52_block_rsrvd_fix_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 476
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 698
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 745
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:fracBAddOpPostXor_uid82_block_rsrvd_fix_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 759
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist38_frac_aSig_uid23_block_rsrvd_fix_b_4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 771
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 808
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist17_fracGRS_uid85_block_rsrvd_fix_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 833
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 848
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 954
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist25_sigA_uid51_block_rsrvd_fix_b_9" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 965
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist26_excR_bSig_uid46_block_rsrvd_fix_q_8" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 988
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1067
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1067
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1067
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "6"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "6"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1714.tdf
    Info (12023): Found entity 1: altera_syncram_1714 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1714" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2kb4.tdf
    Info (12023): Found entity 1: altsyncram_2kb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2kb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|altera_syncram:redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|altera_syncram_1714:auto_generated|altsyncram_2kb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1138
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist27_excN_bSig_uid43_block_rsrvd_fix_q_11" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1217
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist21_effSub_uid53_block_rsrvd_fix_q_9" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1239
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1316
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist18_fracGRS_uid85_block_rsrvd_fix_q_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1331
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1460
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist13_expRPreExc_uid118_block_rsrvd_fix_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1485
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_addBlock_typeA0Zu2ocpq6c0ouq0cd06uzo:thei_add9_batchnorm|dspba_delay:redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Zpq6c0ouq0cd06uzo.vhd Line: 1726
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 507
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:redist20_signX_uid7_block_rsrvd_fix_b_14" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 341
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist22_expX_uid6_block_rsrvd_fix_b_13_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 431
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist22_expX_uid6_block_rsrvd_fix_b_13_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 431
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist22_expX_uid6_block_rsrvd_fix_b_13_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 431
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "11"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "11"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_r914.tdf
    Info (12023): Found entity 1: altera_syncram_r914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_r914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_r914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist22_expX_uid6_block_rsrvd_fix_b_13_mem_dmem|altera_syncram_r914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smb4.tdf
    Info (12023): Found entity 1: altsyncram_smb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_smb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_smb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist22_expX_uid6_block_rsrvd_fix_b_13_mem_dmem|altera_syncram_r914:auto_generated|altsyncram_smb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_r914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist19_frac_x_uid12_block_rsrvd_fix_b_11_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 581
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist19_frac_x_uid12_block_rsrvd_fix_b_11_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 581
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist19_frac_x_uid12_block_rsrvd_fix_b_11_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 581
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_t914.tdf
    Info (12023): Found entity 1: altera_syncram_t914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_t914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_t914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist19_frac_x_uid12_block_rsrvd_fix_b_11_mem_dmem|altera_syncram_t914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umb4.tdf
    Info (12023): Found entity 1: altsyncram_umb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_umb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_umb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist19_frac_x_uid12_block_rsrvd_fix_b_11_mem_dmem|altera_syncram_t914:auto_generated|altsyncram_umb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_t914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:redist13_expOddSelect_uid30_block_rsrvd_fix_q_11" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 642
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC2_uid94_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 677
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC2_uid94_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 677
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC2_uid94_sqrtTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 677
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA2ZqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_g074.tdf
    Info (12023): Found entity 1: altera_syncram_g074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_g074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_g074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC2_uid94_sqrtTables_lutmem_dmem|altera_syncram_g074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sue4.tdf
    Info (12023): Found entity 1: altsyncram_sue4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_sue4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sue4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC2_uid94_sqrtTables_lutmem_dmem|altera_syncram_g074:auto_generated|altsyncram_sue4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_g074.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:prodXY_uid113_pT1_uid101_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 742
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC1_uid91_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 762
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC1_uid91_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 762
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC1_uid91_sqrtTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 762
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA1ZqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_f074.tdf
    Info (12023): Found entity 1: altera_syncram_f074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_f074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_f074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC1_uid91_sqrtTables_lutmem_dmem|altera_syncram_f074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rue4.tdf
    Info (12023): Found entity 1: altsyncram_rue4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_rue4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rue4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC1_uid91_sqrtTables_lutmem_dmem|altera_syncram_f074:auto_generated|altsyncram_rue4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_f074.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist10_yForPe_uid36_block_rsrvd_fix_b_3_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 871
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist10_yForPe_uid36_block_rsrvd_fix_b_3_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 871
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist10_yForPe_uid36_block_rsrvd_fix_b_3_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 871
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j914.tdf
    Info (12023): Found entity 1: altera_syncram_j914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_j914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_j914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist10_yForPe_uid36_block_rsrvd_fix_b_3_mem_dmem|altera_syncram_j914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmb4.tdf
    Info (12023): Found entity 1: altsyncram_kmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_kmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kmb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist10_yForPe_uid36_block_rsrvd_fix_b_3_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_j914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:prodXY_uid116_pT2_uid107_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 942
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:redist12_yAddr_uid35_block_rsrvd_fix_b_5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 959
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC0_uid88_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 967
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC0_uid88_sqrtTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 967
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC0_uid88_sqrtTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 967
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA0ZqrtTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_m074.tdf
    Info (12023): Found entity 1: altera_syncram_m074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_m074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_m074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC0_uid88_sqrtTables_lutmem_dmem|altera_syncram_m074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ve4.tdf
    Info (12023): Found entity 1: altsyncram_2ve4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2ve4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ve4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:memoryC0_uid88_sqrtTables_lutmem_dmem|altera_syncram_m074:auto_generated|altsyncram_2ve4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_m074.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:redist3_memoryC0_uid88_sqrtTables_lutmem_r_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 994
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:squaredResult_uid42_block_rsrvd_fix_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 1054
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|dspba_delay:redist2_squaredResult_uid42_block_rsrvd_fix_cma_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 1060
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist8_fracRPreCR_uid39_block_rsrvd_fix_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 1154
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist8_fracRPreCR_uid39_block_rsrvd_fix_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 1154
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist8_fracRPreCR_uid39_block_rsrvd_fix_b_5_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6154ge2a150m4e5u.vhd Line: 1154
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_l914.tdf
    Info (12023): Found entity 1: altera_syncram_l914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_l914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_l914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist8_fracRPreCR_uid39_block_rsrvd_fix_b_5_mem_dmem|altera_syncram_l914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmb4.tdf
    Info (12023): Found entity 1: altsyncram_mmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_mmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mmb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_sqrtBlock_typA0Z4ge26154ge2a150m4e5u:thei_acl_sqrtf_call_i_batchnorm|altera_syncram:redist8_fracRPreCR_uid39_block_rsrvd_fix_b_5_mem_dmem|altera_syncram_l914:auto_generated|altsyncram_mmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_l914.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_subBlock_typeA0Zdo6u2ocpq6c0ouq0dpzc" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_subBlock_typeA0Zdo6u2ocpq6c0ouq0dpzc:thei_sub_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 623
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist0_i_sub_batchnorm_out_primWireOut_28_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 652
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist0_i_sub_batchnorm_out_primWireOut_28_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 652
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist0_i_sub_batchnorm_out_primWireOut_28_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 652
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "25"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "25"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1d14.tdf
    Info (12023): Found entity 1: altera_syncram_1d14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1d14" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist0_i_sub_batchnorm_out_primWireOut_28_mem_dmem|altera_syncram_1d14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qb4.tdf
    Info (12023): Found entity 1: altsyncram_2qb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2qb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist0_i_sub_batchnorm_out_primWireOut_28_mem_dmem|altera_syncram_1d14:auto_generated|altsyncram_2qb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1d14.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 699
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 527
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 527
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 527
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_v914.tdf
    Info (12023): Found entity 1: altera_syncram_v914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_v914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_v914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_v914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0nb4.tdf
    Info (12023): Found entity 1: altsyncram_0nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_0nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0nb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_v914:auto_generated|altsyncram_0nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_v914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 656
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 656
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 656
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5714.tdf
    Info (12023): Found entity 1: altera_syncram_5714 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5714.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5714" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_5714:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6kb4.tdf
    Info (12023): Found entity 1: altsyncram_6kb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_6kb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6kb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|altera_syncram_5714:auto_generated|altsyncram_6kb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5714.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist25_signR_uid47_block_rsrvd_fix_q_6" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 819
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist17_lOAdded_uid58_block_rsrvd_fix_q_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 903
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 920
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 920
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 920
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA4ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5074.tdf
    Info (12023): Found entity 1: altera_syncram_5074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem|altera_syncram_5074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hue4.tdf
    Info (12023): Found entity 1: altsyncram_hue4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_hue4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hue4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC2_uid155_invTables_lutmem_dmem|altera_syncram_5074:auto_generated|altsyncram_hue4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5074.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist21_yPE_uid53_block_rsrvd_fix_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 950
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:prodXY_uid177_pT1_uid162_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 989
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist23_yAddr_uid52_block_rsrvd_fix_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1001
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1009
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1009
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1009
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA3ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_iu64.tdf
    Info (12023): Found entity 1: altera_syncram_iu64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_iu64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_iu64" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem|altera_syncram_iu64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_use4.tdf
    Info (12023): Found entity 1: altsyncram_use4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_use4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_use4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid152_invTables_lutmem_dmem|altera_syncram_iu64:auto_generated|altsyncram_use4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_iu64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1039
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1039
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1039
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA2ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1074.tdf
    Info (12023): Found entity 1: altera_syncram_1074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_1074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_due4.tdf
    Info (12023): Found entity 1: altsyncram_due4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_due4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_due4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC1_uid151_invTables_lutmem_dmem|altera_syncram_1074:auto_generated|altsyncram_due4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1074.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist22_yPE_uid53_block_rsrvd_fix_b_5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1094
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:prodXY_uid180_pT2_uid168_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1130
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist2_osig_uid181_pT2_uid168_invPolyEval_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1139
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist24_yAddr_uid52_block_rsrvd_fix_b_5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1147
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1155
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1155
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1155
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA1ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_2074.tdf
    Info (12023): Found entity 1: altera_syncram_2074 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_2074.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_2074" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem|altera_syncram_2074:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eue4.tdf
    Info (12023): Found entity 1: altsyncram_eue4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_eue4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eue4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid148_invTables_lutmem_dmem|altera_syncram_2074:auto_generated|altsyncram_eue4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_2074.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist0_memoryC0_uid148_invTables_lutmem_r_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1182
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1190
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1190
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1190
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "floatComponent_i_sfc_logic_c1_entry_batcA0ZinvTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_vv64.tdf
    Info (12023): Found entity 1: altera_syncram_vv64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vv64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_vv64" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_vv64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bue4.tdf
    Info (12023): Found entity 1: altsyncram_bue4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_bue4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bue4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|altera_syncram:memoryC0_uid147_invTables_lutmem_dmem|altera_syncram_vv64:auto_generated|altsyncram_bue4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vv64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist1_memoryC0_uid147_invTables_lutmem_r_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1217
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:prodXY_uid174_divValPreNorm_uid60_block_rsrvd_fix_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1277
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:qDivProd_uid90_block_rsrvd_fix_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1535
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1699
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_divideBlock_tA0Zqcdo6u2ocpq6c0ouq3cz:thei_div_batchnorm|dspba_delay:redist5_excREnc_uid134_block_rsrvd_fix_q_6" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA0Z6u2ocpq6c0ouq3cz.vhd Line: 1839
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist11_sync_in_aunroll_x_in_c1_eni5_4_55_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 788
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist11_sync_in_aunroll_x_in_c1_eni5_4_55_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 788
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist11_sync_in_aunroll_x_in_c1_eni5_4_55_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 788
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "53"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "53"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_2a14.tdf
    Info (12023): Found entity 1: altera_syncram_2a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_2a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_2a14" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist11_sync_in_aunroll_x_in_c1_eni5_4_55_mem_dmem|altera_syncram_2a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3nb4.tdf
    Info (12023): Found entity 1: altsyncram_3nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_3nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3nb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist11_sync_in_aunroll_x_in_c1_eni5_4_55_mem_dmem|altera_syncram_2a14:auto_generated|altsyncram_3nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_2a14.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_multBlock_typA0Zqcdo6u2ocpq6c0ouq3cz" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_multBlock_typA0Zqcdo6u2ocpq6c0ouq3cz:thei_mul11_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 834
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|floatComponent_i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_multBlock_typA0Zqcdo6u2ocpq6c0ouq3cz:thei_mul11_batchnorm|dspba_delay:prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/floatComponent_i_sfc_logic_c1_entry_batcA1Z6u2ocpq6c0ouq3cz.vhd Line: 397
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|dspba_delay:redist7_i_add14_batchnorm_out_primWireOut_4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 1056
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist8_i_add14_batchnorm_out_primWireOut_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 1151
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist8_i_add14_batchnorm_out_primWireOut_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 1151
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist8_i_add14_batchnorm_out_primWireOut_12_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 1151
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "6"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "6"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_s914.tdf
    Info (12023): Found entity 1: altera_syncram_s914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_s914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_s914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist8_i_add14_batchnorm_out_primWireOut_12_mem_dmem|altera_syncram_s914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tmb4.tdf
    Info (12023): Found entity 1: altsyncram_tmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_tmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tmb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|altera_syncram:redist8_i_add14_batchnorm_out_primWireOut_12_mem_dmem|altera_syncram_s914:auto_generated|altsyncram_tmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_s914.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_relu_type_sync_buffer_batchnorm38" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33:thei_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33_aunroll_x|i_syncbuf_relu_type_sync_buffer_batchnorm38:thei_syncbuf_relu_type_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_batchnorm_c1_enter_batchnorm33.vhd Line: 1203
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_batchnorm_c1_enter_batchnorm.vhd Line: 147
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Znorm46_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t6d1.tdf
    Info (12023): Found entity 1: scfifo_t6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t6d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_n9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_n9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_n9a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkn1.tdf
    Info (12023): Found entity 1: altsyncram_mkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_mkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_mkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cmpr_6l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf
    Info (12023): Found entity 1: cntr_0h7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_0h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_0h7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm46_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm47|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_0h7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n9a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_batchnorm_c1_exiA0Zrm_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 83
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c1_entry_batchnorm_c1_enter_batchnorm:thei_sfc_c1_entry_batchnorm_c1_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm41:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_entry_batchnorm_c1_exit_batchnorm_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1322
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "293"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_17d1.tdf
    Info (12023): Found entity 1: scfifo_17d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_17d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_17d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r9a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_17d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkn1.tdf
    Info (12023): Found entity 1: altsyncram_jkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_jkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_jkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf
    Info (12023): Found entity 1: cmpr_8l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_8l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cmpr_8l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf
    Info (12023): Found entity 1: cntr_2h7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_2h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cntr_2h7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf
    Info (12023): Found entity 1: cntr_mgb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_mgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_data_fifo:theredist0_i_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x_out_c0_exit_2_292_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cntr_mgb:wr_ptr" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r9a1.tdf Line: 59
Info (12128): Elaborating entity "i_load_unnamed_batchnorm0_batchnorm23" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1353
Info (12128): Elaborating entity "readdata_reg_unnamed_batchnorm0_batchnorm0" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|readdata_reg_unnamed_batchnorm0_batchnorm0:thereaddata_reg_unnamed_batchnorm0_batchnorm0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm0_batchnorm23.vhd Line: 220
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm0_batchnorm23.vhd Line: 285
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(110): can't infer memory for variable 'cache' with attribute '"M20K"'. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(143): object R_cache_addr used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[0]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_cache_addr" at lsu_bursting_load_stores.v(143) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_io_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 167
Info (12128): Elaborating entity "acl_stall_free_coalescer" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 355
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1038
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1041
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1044
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1051
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(813): truncated value with size 13 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 813
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(881): truncated value with size 256 to match size of target (32) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 881
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0pc1.tdf
    Info (12023): Found entity 1: scfifo_0pc1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_0pc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_0pc1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_maa1.tdf
    Info (12023): Found entity 1: a_dpfifo_maa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_maa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_maa1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_0pc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf
    Info (12023): Found entity 1: altsyncram_fhn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_fhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fhn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|altsyncram_fhn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_maa1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_maa1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_0pc1:auto_generated|a_dpfifo_maa1:dpfifo|cmpr_7l8:two_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_maa1.tdf Line: 55
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 660
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "20"
    Info (12134): Parameter "almost_empty_value" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t3g1.tdf
    Info (12023): Found entity 1: scfifo_t3g1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t3g1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t3g1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_5ca1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_5ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_5ca1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t3g1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dkn1.tdf
    Info (12023): Found entity 1: altsyncram_dkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_dkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_dkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_5ca1.tdf Line: 46
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 935
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "almost_full_value" = "246"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k7b1.tdf
    Info (12023): Found entity 1: scfifo_k7b1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k7b1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k7b1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf
    Info (12023): Found entity 1: a_dpfifo_4d91 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_4d91.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4d91" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated|a_dpfifo_4d91:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k7b1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1on1.tdf
    Info (12023): Found entity 1: altsyncram_1on1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1on1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1on1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm0_batchnorm23:thei_load_unnamed_batchnorm0_batchnorm|lsu_top:thei_load_unnamed_batchnorm0_batchnorm24|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_k7b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_1on1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_4d91.tdf Line: 44
Info (12128): Elaborating entity "i_sfc_c0_entry_batchnorm_c0_enter_batchnorm" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1415
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_batchnorm_c0_enter_batchnorm.vhd Line: 128
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni2_2_4_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 347
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni2_2_4_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 347
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni2_2_4_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 347
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf
    Info (12023): Found entity 1: altera_syncram_f914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_f914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_f914" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni2_2_4_mem_dmem|altera_syncram_f914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf
    Info (12023): Found entity 1: altsyncram_gmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_gmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gmb4" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|altera_syncram:redist3_sync_in_aunroll_x_in_c0_eni2_2_4_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_f914.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_in_size_sync_buffer_batchnorm10" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|i_syncbuf_in_size_sync_buffer_batchnorm10:thei_syncbuf_in_size_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 396
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:i_mul_batchnorm_ma3_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 461
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:redist0_i_mul_batchnorm_ma3_cma_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 467
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:i_mul_batchnorm_im10_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 509
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:i_mul_batchnorm_im0_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 554
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:redist2_i_mul_batchnorm_im0_cma_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 560
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|dspba_delay:redist6_i_arrayidx22_batchnorm_batchnorm17_trunc_sel_x_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 655
Info (12128): Elaborating entity "i_syncbuf_out_data_sync_buffer_batchnorm15" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|i_syncbuf_out_data_sync_buffer_batchnorm15:thei_syncbuf_out_data_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 664
Info (12128): Elaborating entity "i_syncbuf_in_data_sync_buffer_batchnorm12" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8:thei_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8_aunroll_x|i_syncbuf_in_data_sync_buffer_batchnorm12:thei_syncbuf_in_data_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_batchnorm_c0_enter_batchnorm8.vhd Line: 740
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_batchnorm_c0_enter_batchnorm.vhd Line: 150
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18.vhd Line: 108
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Znorm44_data_fifo.vhd Line: 122
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n6d1.tdf
    Info (12023): Found entity 1: scfifo_n6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n6d1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_h9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_h9a1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkn1.tdf
    Info (12023): Found entity 1: altsyncram_bkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_bkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bkn1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|altsyncram_bkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf
    Info (12023): Found entity 1: cmpr_3l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_3l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|cmpr_3l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_ggb.tdf Line: 25
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|cntr_ggb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf
    Info (12023): Found entity 1: cntr_tg7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_tg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_tg7" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm44_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm45|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n6d1:auto_generated|a_dpfifo_h9a1:dpfifo|cntr_tg7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h9a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18.vhd Line: 142
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_sfc_c0_entry_batchnorm_c0_enter_batchnorm:thei_sfc_c0_entry_batchnorm_c0_enter_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm18:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_aunroll_x|i_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_entry_batchnorm_c0_exit_batchnorm_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_batchnorm_c0_exiA0Zrm_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|acl_valid_fifo_counter:thebubble_out_batchnorm_B0_merge_reg_aunroll_x_3_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1440
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "batchnorm_B0_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|batchnorm_B0_merge_reg:thebatchnorm_B0_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1531
Info (12128): Elaborating entity "i_syncbuf_bn_biases_sync_buffer_batchnorm6" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_syncbuf_bn_biases_sync_buffer_batchnorm6:thei_syncbuf_bn_biases_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1637
Info (12128): Elaborating entity "i_syncbuf_bn_weights_sync_buffer_batchnorm0" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_syncbuf_bn_weights_sync_buffer_batchnorm0:thei_syncbuf_bn_weights_sync_buffer_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 1980
Info (12128): Elaborating entity "i_load_unnamed_batchnorm1_batchnorm25" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm1_batchnorm25:thei_load_unnamed_batchnorm1_batchnorm" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_batchnorm_B0_stall_region.vhd Line: 2056
Info (12128): Elaborating entity "readdata_reg_unnamed_batchnorm1_batchnorm1" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|batchnorm_function:thebatchnorm_function|bb_batchnorm_B0:thebb_batchnorm_B0|bb_batchnorm_B0_stall_region:thebb_batchnorm_B0_stall_region|i_load_unnamed_batchnorm1_batchnorm25:thei_load_unnamed_batchnorm1_batchnorm|readdata_reg_unnamed_batchnorm1_batchnorm1:thereaddata_reg_unnamed_batchnorm1_batchnorm1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_batchnorm1_batchnorm25.vhd Line: 227
Info (12128): Elaborating entity "acl_clock2x_holder" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|batchnorm_top_wrapper_0:batchnorm_inst_0|batchnorm_function_wrapper:kernel|acl_clock2x_holder:theacl_clock2x_dummy_consumer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/batchnorm_function_wrapper.vhd Line: 611
Info (12128): Elaborating entity "acl_start_signal_chain_element" for hierarchy "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_start_signal_chain_element:batchnorm_start_elem_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 879
Info (12128): Elaborating entity "conv_std_ic_partition_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at darknet_system.v(945): object "conv_finish_chain" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 945
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv_group_id" into its bus
Info (12128): Elaborating entity "conv_function_cra_slave" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_function_cra_slave:conv_cra_slave_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1064
Info (12128): Elaborating entity "acl_id_iterator" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1095
Warning (10036): Verilog HDL or VHDL warning at acl_id_iterator.v(99): object "issue_check" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 99
Warning (10034): Output port "stall_out_lookahead" at acl_id_iterator.v(59) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 59
Warning (10034): Output port "valid_out_lookahead" at acl_id_iterator.v(64) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 64
Info (12128): Elaborating entity "acl_work_item_iterator" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_work_item_iterator:work_item_iterator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_id_iterator.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(113): object "global_total" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 113
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(114): object "local_total" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 114
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(161): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 161
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(162): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 162
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(163): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 163
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(167): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 167
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(168): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 168
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(169): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 169
Warning (10034): Output port "group_id" at acl_work_item_iterator.v(95) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 95
Warning (10034): Output port "stall_out" at acl_work_item_iterator.v(83) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 83
Warning (10034): Output port "valid_out" at acl_work_item_iterator.v(87) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 87
Warning (10034): Output port "valid_out_lookahead" at acl_work_item_iterator.v(88) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_item_iterator.v Line: 88
Info (12128): Elaborating entity "conv_top_wrapper_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1155
Warning (10858): Verilog HDL warning at darknet_system.v(2232): object lmem_invalid_aspaces used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2232
Warning (10030): Net "lmem_invalid_aspaces" at darknet_system.v(2232) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2232
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace5_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace5_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace5_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace5_readdata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_readdata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace5.local_icm_arb_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace5.local_icm_arb_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace5.local_icm_arb_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace5.local_icm_rrp_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_arb_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_arb_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_arb_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_rrp_data" into its bus
Info (12128): Elaborating entity "conv_function_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2377
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(402): object "embedded_issuer_done_hw_wg_id_in" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 402
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(403): object "embedded_issuer_global_id_in_0" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 403
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(404): object "embedded_issuer_global_id_in_1" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 404
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(405): object "embedded_issuer_global_id_in_2" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 405
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(406): object "embedded_issuer_group_id_in_1" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 406
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(407): object "embedded_issuer_group_id_in_2" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 407
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(408): object "embedded_issuer_local_id_in_0" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 408
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(409): object "embedded_issuer_local_id_in_1" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 409
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(410): object "embedded_issuer_local_id_in_2" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 410
Warning (10036): Verilog HDL or VHDL warning at conv_function_wrapper.vhd(419): object "embedded_issuer_workgroup_size" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 419
Info (12128): Elaborating entity "acl_embedded_workgroup_issuer_dspba" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|acl_embedded_workgroup_issuer_dspba:theembedded_issuer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 477
Info (12128): Elaborating entity "acl_embedded_workgroup_issuer" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|acl_embedded_workgroup_issuer_dspba:theembedded_issuer|acl_embedded_workgroup_issuer:issuer_core" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer_dspba.v Line: 130
Info (12128): Elaborating entity "acl_embedded_workgroup_issuer_complex" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|acl_embedded_workgroup_issuer_dspba:theembedded_issuer|acl_embedded_workgroup_issuer:issuer_core|acl_embedded_workgroup_issuer_complex:issuer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer.v Line: 83
Warning (10230): Verilog HDL assignment warning at acl_embedded_workgroup_issuer_complex.v(141): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_embedded_workgroup_issuer_complex.v Line: 141
Info (12128): Elaborating entity "conv_function" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function_wrapper.vhd Line: 559
Info (12128): Elaborating entity "loop_limiter_conv0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|loop_limiter_conv0:theloop_limiter_conv0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 666
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|loop_limiter_conv0:theloop_limiter_conv0|acl_loop_limiter:thelimiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv0.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_conv_B0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 682
Info (12128): Elaborating entity "conv_B0_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|conv_B0_merge:theconv_B0_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0.vhd Line: 229
Info (12128): Elaborating entity "bb_conv_B0_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0.vhd Line: 252
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 1634
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "13"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_u4d1.tdf
    Info (12023): Found entity 1: scfifo_u4d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_u4d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u4d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_o7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u4d1:auto_generated|a_dpfifo_o7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u4d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tgn1.tdf
    Info (12023): Found entity 1: altsyncram_tgn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_tgn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tgn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u4d1:auto_generated|a_dpfifo_o7a1:dpfifo|altsyncram_tgn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o7a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist19_conv_B0_merge_reg_aunroll_x_out_data_out_4_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u4d1:auto_generated|a_dpfifo_o7a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o7a1.tdf Line: 55
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer91_conv237" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_syncbuf_n_elem_sync_buffer91_conv237:thei_syncbuf_n_elem_sync_buffer91_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 1664
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_ma3_cma_data_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2196
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_ma3_cma_data_reg|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_ma3_cma_data_reg|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 487
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im10_cma_data_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2262
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im10_cma_data_reg|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im10_cma_data_reg|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 487
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im0_cma_data_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2328
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im0_cma_data_reg|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:thebubble_out_i_mul12_conv_im0_cma_data_reg|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 487
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2721
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "41"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_05d1.tdf
    Info (12023): Found entity 1: scfifo_05d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_05d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_05d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_05d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf
    Info (12023): Found entity 1: altsyncram_7hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_7hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|altsyncram_7hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q7a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist17_conv_B0_merge_reg_aunroll_x_out_data_out_3_40_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_05d1:auto_generated|a_dpfifo_q7a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2748
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "45"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_45d1.tdf
    Info (12023): Found entity 1: scfifo_45d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_45d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_45d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_u7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_u7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_u7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_u7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_45d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist15_conv_B0_merge_reg_aunroll_x_out_data_out_2_44_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_u7a1.tdf Line: 55
Info (12128): Elaborating entity "i_syncbuf_n_fout_dim_sync_buffer_conv252" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_syncbuf_n_fout_dim_sync_buffer_conv252:thei_syncbuf_n_fout_dim_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 2811
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_conv_B0_merge_reg_aunroll_x_4_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3579
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_syncbuf_n_fin_sync_buffer_conv250" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_syncbuf_n_fin_sync_buffer_conv250:thei_syncbuf_n_fin_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3598
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_conv_B0_merge_reg_aunroll_x_3_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3626
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "conv_B0_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|conv_B0_merge_reg:theconv_B0_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3694
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_conv_B0_merge_reg_aunroll_x_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3816
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_syncbuf_k_conv_sync_buffer95_conv0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_syncbuf_k_conv_sync_buffer95_conv0:thei_syncbuf_k_conv_sync_buffer95_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 3843
Info (12128): Elaborating entity "i_sfc_c0_entry_conv_c0_enter_conv" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5442
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_conv_c0_enter_conv2" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv_c0_enter_conv.vhd Line: 129
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer93_conv4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer93_conv4:thei_syncbuf_n_elem_sync_buffer93_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 2928
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer_conv223" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer_conv223:thei_syncbuf_n_elem_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3027
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist10_i_unnamed_conv229_vt_select_31_b_7" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3210
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer64_conv215" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer64_conv215:thei_syncbuf_n_elem_sync_buffer64_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3267
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist11_i_unnamed_conv221_vt_select_31_b_6" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3464
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer65_conv207" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer65_conv207:thei_syncbuf_n_elem_sync_buffer65_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3514
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist13_i_unnamed_conv213_vt_select_31_b_5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3700
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer66_conv199" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer66_conv199:thei_syncbuf_n_elem_sync_buffer66_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3764
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist14_i_unnamed_conv205_vt_select_31_b_4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 3972
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer67_conv191" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer67_conv191:thei_syncbuf_n_elem_sync_buffer67_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4015
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist15_i_unnamed_conv197_vt_select_31_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4187
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer68_conv183" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer68_conv183:thei_syncbuf_n_elem_sync_buffer68_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4237
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist16_i_unnamed_conv189_vt_select_31_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4423
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer69_conv175" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer69_conv175:thei_syncbuf_n_elem_sync_buffer69_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4466
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer70_conv167" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer70_conv167:thei_syncbuf_n_elem_sync_buffer70_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4705
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist18_i_unnamed_conv173_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4913
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer71_conv159" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer71_conv159:thei_syncbuf_n_elem_sync_buffer71_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 4963
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist19_i_unnamed_conv165_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5149
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer72_conv151" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer72_conv151:thei_syncbuf_n_elem_sync_buffer72_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5206
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist20_i_unnamed_conv157_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5403
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer73_conv143" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer73_conv143:thei_syncbuf_n_elem_sync_buffer73_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5453
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer74_conv135" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer74_conv135:thei_syncbuf_n_elem_sync_buffer74_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5703
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist22_i_unnamed_conv141_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5911
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer75_conv127" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer75_conv127:thei_syncbuf_n_elem_sync_buffer75_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 5947
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist24_i_unnamed_conv133_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6108
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer76_conv119" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer76_conv119:thei_syncbuf_n_elem_sync_buffer76_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6151
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist25_i_unnamed_conv125_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6323
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer77_conv111" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer77_conv111:thei_syncbuf_n_elem_sync_buffer77_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6359
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer78_conv103" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer78_conv103:thei_syncbuf_n_elem_sync_buffer78_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6581
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist27_i_unnamed_conv109_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6786
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer79_conv95" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer79_conv95:thei_syncbuf_n_elem_sync_buffer79_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 6833
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist28_i_unnamed_conv101_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7016
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer80_conv87" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer80_conv87:thei_syncbuf_n_elem_sync_buffer80_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7070
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist0_i_unnamed_conv93_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7264
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer81_conv79" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer81_conv79:thei_syncbuf_n_elem_sync_buffer81_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7311
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer82_conv71" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer82_conv71:thei_syncbuf_n_elem_sync_buffer82_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7555
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist2_i_unnamed_conv77_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7760
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer83_conv63" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer83_conv63:thei_syncbuf_n_elem_sync_buffer83_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7800
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist3_i_unnamed_conv69_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 7972
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer84_conv55" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer84_conv55:thei_syncbuf_n_elem_sync_buffer84_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8019
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer85_conv47" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer85_conv47:thei_syncbuf_n_elem_sync_buffer85_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8242
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer86_conv39" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer86_conv39:thei_syncbuf_n_elem_sync_buffer86_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8475
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer87_conv31" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer87_conv31:thei_syncbuf_n_elem_sync_buffer87_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8727
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|dspba_delay:redist7_i_unnamed_conv37_vt_select_31_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8910
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer88_conv23" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer88_conv23:thei_syncbuf_n_elem_sync_buffer88_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 8964
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer89_conv15" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer89_conv15:thei_syncbuf_n_elem_sync_buffer89_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 9205
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer90_conv7" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer90_conv7:thei_syncbuf_n_elem_sync_buffer90_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 9449
Info (12128): Elaborating entity "i_syncbuf_n_elem_sync_buffer92_conv233" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_sfc_logic_c0_entry_conv_c0_enter_conv2:thei_sfc_logic_c0_entry_conv_c0_enter_conv2_aunroll_x|i_syncbuf_n_elem_sync_buffer92_conv233:thei_syncbuf_n_elem_sync_buffer92_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv_c0_enter_conv2.vhd Line: 10103
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv_c0_enter_conv.vhd Line: 150
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236.vhd Line: 114
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo.vhd Line: 131
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r6d1.tdf
    Info (12023): Found entity 1: scfifo_r6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_l9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_l9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated|a_dpfifo_l9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kkn1.tdf
    Info (12023): Found entity 1: altsyncram_kkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_kkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kkn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv327_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv328|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r6d1:auto_generated|a_dpfifo_l9a1:dpfifo|altsyncram_kkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_l9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236.vhd Line: 151
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c0_entry_conv_c0_enter_conv:thei_sfc_c0_entry_conv_c0_enter_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv236:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_aunroll_x|i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv_c0_exit_conv_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "i_sfc_c1_entry_conv_c1_enter_conv" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5465
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_conv_c1_enter_conv239" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv_c1_enter_conv.vhd Line: 124
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist68_sync_in_aunroll_x_in_i_valid_34" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1065
Info (12128): Elaborating entity "i_syncbuf_n_fout_dim_sync_buffer101_conv241" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|i_syncbuf_n_fout_dim_sync_buffer101_conv241:thei_syncbuf_n_fout_dim_sync_buffer101_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1084
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist59_xMSB_uid29_i_div27_conv_b_19" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1104
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist61_xMSB_uid29_i_div27_conv_b_32" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1114
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist64_sync_in_aunroll_x_in_c1_eni1_1_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1252
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist64_sync_in_aunroll_x_in_c1_eni1_1_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1252
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist64_sync_in_aunroll_x_in_c1_eni1_1_19_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1252
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "17"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "17"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_3d14.tdf
    Info (12023): Found entity 1: altera_syncram_3d14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_3d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_3d14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist64_sync_in_aunroll_x_in_c1_eni1_1_19_mem_dmem|altera_syncram_3d14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4qb4.tdf
    Info (12023): Found entity 1: altsyncram_4qb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_4qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4qb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist64_sync_in_aunroll_x_in_c1_eni1_1_19_mem_dmem|altera_syncram_3d14:auto_generated|altsyncram_4qb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_3d14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist65_sync_in_aunroll_x_in_c1_eni1_1_29_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1316
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist65_sync_in_aunroll_x_in_c1_eni1_1_29_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1316
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist65_sync_in_aunroll_x_in_c1_eni1_1_29_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1316
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_u914.tdf
    Info (12023): Found entity 1: altera_syncram_u914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_u914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_u914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist65_sync_in_aunroll_x_in_c1_eni1_1_29_mem_dmem|altera_syncram_u914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmb4.tdf
    Info (12023): Found entity 1: altsyncram_vmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_vmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist65_sync_in_aunroll_x_in_c1_eni1_1_29_mem_dmem|altera_syncram_u914:auto_generated|altsyncram_vmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_u914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist35_r_uid123_zCount_uid35_i_div27_conv_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1863
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist10_yAddr_uid45_i_div27_conv_merged_bit_select_c_9_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1918
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist10_yAddr_uid45_i_div27_conv_merged_bit_select_c_9_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1918
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist10_yAddr_uid45_i_div27_conv_merged_bit_select_c_9_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1918
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_k914.tdf
    Info (12023): Found entity 1: altera_syncram_k914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_k914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_k914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist10_yAddr_uid45_i_div27_conv_merged_bit_select_c_9_mem_dmem|altera_syncram_k914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lmb4.tdf
    Info (12023): Found entity 1: altsyncram_lmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist10_yAddr_uid45_i_div27_conv_merged_bit_select_c_9_mem_dmem|altera_syncram_k914:auto_generated|altsyncram_lmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_k914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1974
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1974
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 1974
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c1_entry_conv_c1_enter_conv2A3ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_as64.tdf
    Info (12023): Found entity 1: altera_syncram_as64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_as64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_as64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem|altera_syncram_as64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mqe4.tdf
    Info (12023): Found entity 1: altsyncram_mqe4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_mqe4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mqe4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem|altera_syncram_as64:auto_generated|altsyncram_mqe4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_as64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2055
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2055
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2055
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c1_entry_conv_c1_enter_conv2A2ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_7s64.tdf
    Info (12023): Found entity 1: altera_syncram_7s64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7s64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_7s64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem|altera_syncram_7s64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jqe4.tdf
    Info (12023): Found entity 1: altsyncram_jqe4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_jqe4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jqe4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem|altera_syncram_7s64:auto_generated|altsyncram_jqe4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7s64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:prodXY_uid163_pT2_uid148_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2141
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2166
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2166
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2166
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c1_entry_conv_c1_enter_conv2A1ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_es64.tdf
    Info (12023): Found entity 1: altera_syncram_es64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_es64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_es64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem|altera_syncram_es64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qqe4.tdf
    Info (12023): Found entity 1: altsyncram_qqe4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_qqe4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qqe4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem|altera_syncram_es64:auto_generated|altsyncram_qqe4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_es64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2266
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist16_multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2272
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist7_yAddr_uid45_i_div27_conv_merged_bit_select_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2410
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist7_yAddr_uid45_i_div27_conv_merged_bit_select_b_10_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2410
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist7_yAddr_uid45_i_div27_conv_merged_bit_select_b_10_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2410
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_r614.tdf
    Info (12023): Found entity 1: altera_syncram_r614 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_r614.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_r614" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist7_yAddr_uid45_i_div27_conv_merged_bit_select_b_10_mem_dmem|altera_syncram_r614:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjb4.tdf
    Info (12023): Found entity 1: altsyncram_sjb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_sjb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sjb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist7_yAddr_uid45_i_div27_conv_merged_bit_select_b_10_mem_dmem|altera_syncram_r614:auto_generated|altsyncram_sjb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_r614.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2453
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2453
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2453
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "38"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c1_entry_conv_c1_enter_conv2A0ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ds64.tdf
    Info (12023): Found entity 1: altera_syncram_ds64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ds64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ds64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem|altera_syncram_ds64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqe4.tdf
    Info (12023): Found entity 1: altsyncram_pqe4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_pqe4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pqe4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem|altera_syncram_ds64:auto_generated|altsyncram_pqe4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ds64.tdf Line: 32
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist29_memoryC0_uid125_invTabGen_lutmem_r_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2480
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist51_fxpInverseRes_uid48_i_div27_conv_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2502
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist54_normYNoLeadOne_uid37_i_div27_conv_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2513
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:prodXInvY_uid58_i_div27_conv_im9_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2670
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist19_prodXInvY_uid58_i_div27_conv_im9_cma_q_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2676
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:redist48_rightShiftInput_uid59_i_div27_conv_b_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2739
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist36_r_uid123_zCount_uid35_i_div27_conv_q_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2947
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist36_r_uid123_zCount_uid35_i_div27_conv_q_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2947
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist36_r_uid123_zCount_uid35_i_div27_conv_q_19_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 2947
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "15"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "15"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1a14.tdf
    Info (12023): Found entity 1: altera_syncram_1a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist36_r_uid123_zCount_uid35_i_div27_conv_q_19_mem_dmem|altera_syncram_1a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nb4.tdf
    Info (12023): Found entity 1: altsyncram_2nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist36_r_uid123_zCount_uid35_i_div27_conv_q_19_mem_dmem|altera_syncram_1a14:auto_generated|altsyncram_2nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist63_i_syncbuf_n_fout_dim_sync_buffer101_conv_out_buffer_out_29_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3145
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist63_i_syncbuf_n_fout_dim_sync_buffer101_conv_out_buffer_out_29_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3145
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist63_i_syncbuf_n_fout_dim_sync_buffer101_conv_out_buffer_out_29_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3145
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "27"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "27"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5d14.tdf
    Info (12023): Found entity 1: altera_syncram_5d14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5d14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist63_i_syncbuf_n_fout_dim_sync_buffer101_conv_out_buffer_out_29_mem_dmem|altera_syncram_5d14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6qb4.tdf
    Info (12023): Found entity 1: altsyncram_6qb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_6qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6qb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist63_i_syncbuf_n_fout_dim_sync_buffer101_conv_out_buffer_out_29_mem_dmem|altera_syncram_5d14:auto_generated|altsyncram_6qb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5d14.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|dspba_delay:prodResY_uid70_i_div27_conv_ma3_cma_delay" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3321
Info (12128): Elaborating entity "i_syncbuf_n_fout_dim_sync_buffer100_conv245" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|i_syncbuf_n_fout_dim_sync_buffer100_conv245:thei_syncbuf_n_fout_dim_sync_buffer100_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3501
Info (12128): Elaborating entity "i_syncbuf_s_conv_sync_buffer_conv247" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|i_syncbuf_s_conv_sync_buffer_conv247:thei_syncbuf_s_conv_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 3816
Info (12128): Elaborating entity "i_syncbuf_s_conv_sync_buffer96_conv243" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|i_syncbuf_s_conv_sync_buffer96_conv243:thei_syncbuf_s_conv_sync_buffer96_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 4057
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist73_bgTrunc_i_mul28_conv_sel_x_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 4244
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist73_bgTrunc_i_mul28_conv_sel_x_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 4244
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist73_bgTrunc_i_mul28_conv_sel_x_b_5_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv_c1_enter_conv239.vhd Line: 4244
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_m914.tdf
    Info (12023): Found entity 1: altera_syncram_m914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_m914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_m914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist73_bgTrunc_i_mul28_conv_sel_x_b_5_mem_dmem|altera_syncram_m914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nmb4.tdf
    Info (12023): Found entity 1: altsyncram_nmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_nmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_sfc_logic_c1_entry_conv_c1_enter_conv239:thei_sfc_logic_c1_entry_conv_c1_enter_conv239_aunroll_x|altera_syncram:redist73_bgTrunc_i_mul28_conv_sel_x_b_5_mem_dmem|altera_syncram_m914:auto_generated|altsyncram_nmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_m914.tdf Line: 37
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv_c1_enter_conv.vhd Line: 144
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249.vhd Line: 108
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo.vhd Line: 122
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "96"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f5d1.tdf
    Info (12023): Found entity 1: scfifo_f5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_f5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_98a1.tdf
    Info (12023): Found entity 1: a_dpfifo_98a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_98a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_98a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f5d1:auto_generated|a_dpfifo_98a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_f5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rhn1.tdf
    Info (12023): Found entity 1: altsyncram_rhn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_rhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rhn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv329_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv330|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f5d1:auto_generated|a_dpfifo_98a1:dpfifo|altsyncram_rhn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_98a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|i_sfc_c1_entry_conv_c1_enter_conv:thei_sfc_c1_entry_conv_c1_enter_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_aunroll_x|i_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector:thei_acl_sfc_exit_c1_entry_conv_c1_exit_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv_c1_exit_conv249.vhd Line: 142
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5489
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "46"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf
    Info (12023): Found entity 1: scfifo_55d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_55d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_55d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_v7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_v7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_v7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_55d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_data_fifo:theredist14_conv_B0_merge_reg_aunroll_x_out_data_out_1_45_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_55d1:auto_generated|a_dpfifo_v7a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_v7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_i_syncbuf_k_conv_sync_buffer95_conv_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5542
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_i_syncbuf_n_elem_sync_buffer91_conv_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5565
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|bb_conv_B0_stall_region:thebb_conv_B0_stall_region|acl_valid_fifo_counter:thebubble_out_i_syncbuf_n_fin_sync_buffer_conv_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0_stall_region.vhd Line: 5588
Info (12128): Elaborating entity "conv_B0_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B0:thebb_conv_B0|conv_B0_branch:theconv_B0_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B0.vhd Line: 288
Info (12128): Elaborating entity "bb_conv_B1_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1_sr_1:thebb_conv_B1_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 728
Info (12128): Elaborating entity "bb_conv_B1_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1_sr_0:thebb_conv_B1_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 771
Info (12128): Elaborating entity "bb_conv_B1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 814
Info (12128): Elaborating entity "conv_B1_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|conv_B1_merge:theconv_B1_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 610
Info (12128): Elaborating entity "priority_encoder" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|conv_B1_merge:theconv_B1_merge|priority_encoder:thepriority_encoder" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_B1_merge.vhd Line: 159
Info (12128): Elaborating entity "loop_capacity_FIFO" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 723
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_capacity_FIFO.vhd Line: 94
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "27"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "450"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o6d1.tdf
    Info (12023): Found entity 1: scfifo_o6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_i9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_i9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated|a_dpfifo_i9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3kn1.tdf
    Info (12023): Found entity 1: altsyncram_3kn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_3kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3kn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated|a_dpfifo_i9a1:dpfifo|altsyncram_3kn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i9a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|loop_capacity_FIFO:theloop_capacity_FIFO|acl_data_fifo:theloop_capacity_FIFO|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o6d1:auto_generated|a_dpfifo_i9a1:dpfifo|cmpr_4l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i9a1.tdf Line: 55
Info (12128): Elaborating entity "bb_conv_B1_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 787
Info (12128): Elaborating entity "i_sfc_c1_for_body_conv_c1_enter113_conv" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2154
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body_conv_c1_enter113_conv304" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body_conv_c1_enter113_conv.vhd Line: 225
Info (12128): Elaborating entity "i_acl_wg_limiter_exit_unnamed_conv4_conv309" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_acl_wg_limiter_exit_unnamed_conv4_conv309:thei_acl_wg_limiter_exit_unnamed_conv4_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 752
Info (12128): Elaborating entity "wgl_exit_storage" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_acl_wg_limiter_exit_unnamed_conv4_conv309:thei_acl_wg_limiter_exit_unnamed_conv4_conv|wgl_exit_storage:thewgl_exit_storage" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv4_conv309.vhd Line: 81
Info (12128): Elaborating entity "i_load_memcoalesce_null_load_02_conv311" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 865
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_02_conv311.vhd Line: 278
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312|lsu_permute_address:u_permute_address" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 437
Info (12128): Elaborating entity "lsu_pipelined_read" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312|lsu_pipelined_read:pipelined_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 762
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_pipelined.v Line: 140
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_02_conv311:thei_load_memcoalesce_null_load_02_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_02_conv312|lsu_pipelined_read:pipelined_read|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "i_acl_wg_limiter_exit_unnamed_conv5_conv313" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_acl_wg_limiter_exit_unnamed_conv5_conv313:thei_acl_wg_limiter_exit_unnamed_conv5_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1009
Info (12128): Elaborating entity "dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_acl_wg_limiter_exit_unnamed_conv5_conv313:thei_acl_wg_limiter_exit_unnamed_conv5_conv|dupName_0_wgl_exit_storage_261i0676j68636g6u0qc0xgbuoz:thewgl_exit_storage" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_exit_unnamed_conv5_conv313.vhd Line: 81
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_0_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1176
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_0_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1176
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_0_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1176
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "31"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "31"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_n914.tdf
    Info (12023): Found entity 1: altera_syncram_n914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_n914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_n914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_0_mem_dmem|altera_syncram_n914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_omb4.tdf
    Info (12023): Found entity 1: altsyncram_omb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_omb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_omb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_0_mem_dmem|altera_syncram_n914:auto_generated|altsyncram_omb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_n914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_1_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1230
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_1_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1230
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_1_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1230
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "30"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_h914.tdf
    Info (12023): Found entity 1: altera_syncram_h914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_h914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_h914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_1_mem_dmem|altera_syncram_h914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_imb4.tdf
    Info (12023): Found entity 1: altsyncram_imb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_imb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_imb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist16_sync_in_aunroll_x_in_i_valid_131_split_1_mem_dmem|altera_syncram_h914:auto_generated|altsyncram_imb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_h914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|dspba_delay:redist16_sync_in_aunroll_x_in_i_valid_131" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1339
Info (12128): Elaborating entity "i_load_memcoalesce_null_load_0_conv307" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_0_conv307:thei_load_memcoalesce_null_load_0_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1499
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|i_load_memcoalesce_null_load_0_conv307:thei_load_memcoalesce_null_load_0_conv_aunroll_x|lsu_top:thei_load_memcoalesce_null_load_0_conv308" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_memcoalesce_null_load_0_conv307.vhd Line: 278
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_multBlock_typeSFA0Zp06o303d06o00rf01pzc" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_multBlock_typeSFA0Zp06o303d06o00rf01pzc:thei_mul76_7_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1532
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist1_i_mul76_7_conv_out_primWireOut_106_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1561
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist1_i_mul76_7_conv_out_primWireOut_106_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1561
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist1_i_mul76_7_conv_out_primWireOut_106_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1561
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "103"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "103"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_sc14.tdf
    Info (12023): Found entity 1: altera_syncram_sc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_sc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_sc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist1_i_mul76_7_conv_out_primWireOut_106_mem_dmem|altera_syncram_sc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tpb4.tdf
    Info (12023): Found entity 1: altsyncram_tpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_tpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tpb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist1_i_mul76_7_conv_out_primWireOut_106_mem_dmem|altera_syncram_sc14:auto_generated|altsyncram_tpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_sc14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist2_i_mul76_6_conv_out_primWireOut_91_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1696
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist2_i_mul76_6_conv_out_primWireOut_91_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1696
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist2_i_mul76_6_conv_out_primWireOut_91_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1696
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "88"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "88"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ka14.tdf
    Info (12023): Found entity 1: altera_syncram_ka14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ka14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ka14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist2_i_mul76_6_conv_out_primWireOut_91_mem_dmem|altera_syncram_ka14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnb4.tdf
    Info (12023): Found entity 1: altsyncram_lnb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lnb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist2_i_mul76_6_conv_out_primWireOut_91_mem_dmem|altera_syncram_ka14:auto_generated|altsyncram_lnb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ka14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist3_i_mul76_5_conv_out_primWireOut_76_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1831
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist3_i_mul76_5_conv_out_primWireOut_76_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1831
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist3_i_mul76_5_conv_out_primWireOut_76_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1831
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "73"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "73"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_8a14.tdf
    Info (12023): Found entity 1: altera_syncram_8a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_8a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_8a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist3_i_mul76_5_conv_out_primWireOut_76_mem_dmem|altera_syncram_8a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9nb4.tdf
    Info (12023): Found entity 1: altsyncram_9nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_9nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist3_i_mul76_5_conv_out_primWireOut_76_mem_dmem|altera_syncram_8a14:auto_generated|altsyncram_9nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_8a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist4_i_mul76_4_conv_out_primWireOut_61_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1966
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist4_i_mul76_4_conv_out_primWireOut_61_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1966
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist4_i_mul76_4_conv_out_primWireOut_61_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 1966
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "58"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "58"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ca14.tdf
    Info (12023): Found entity 1: altera_syncram_ca14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ca14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ca14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist4_i_mul76_4_conv_out_primWireOut_61_mem_dmem|altera_syncram_ca14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dnb4.tdf
    Info (12023): Found entity 1: altsyncram_dnb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_dnb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dnb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist4_i_mul76_4_conv_out_primWireOut_61_mem_dmem|altera_syncram_ca14:auto_generated|altsyncram_dnb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_ca14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist5_i_mul76_3_conv_out_primWireOut_46_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2101
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist5_i_mul76_3_conv_out_primWireOut_46_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2101
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist5_i_mul76_3_conv_out_primWireOut_46_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2101
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "43"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "43"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_3a14.tdf
    Info (12023): Found entity 1: altera_syncram_3a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_3a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_3a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist5_i_mul76_3_conv_out_primWireOut_46_mem_dmem|altera_syncram_3a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4nb4.tdf
    Info (12023): Found entity 1: altsyncram_4nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_4nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist5_i_mul76_3_conv_out_primWireOut_46_mem_dmem|altera_syncram_3a14:auto_generated|altsyncram_4nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_3a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist6_i_mul76_2_conv_out_primWireOut_31_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2236
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist6_i_mul76_2_conv_out_primWireOut_31_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2236
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist6_i_mul76_2_conv_out_primWireOut_31_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2236
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "28"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "28"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_7d14.tdf
    Info (12023): Found entity 1: altera_syncram_7d14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7d14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_7d14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist6_i_mul76_2_conv_out_primWireOut_31_mem_dmem|altera_syncram_7d14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8qb4.tdf
    Info (12023): Found entity 1: altsyncram_8qb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_8qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8qb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist6_i_mul76_2_conv_out_primWireOut_31_mem_dmem|altera_syncram_7d14:auto_generated|altsyncram_8qb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7d14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist7_i_mul76_1_conv_out_primWireOut_16_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2371
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist7_i_mul76_1_conv_out_primWireOut_16_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2371
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist7_i_mul76_1_conv_out_primWireOut_16_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2371
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "13"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "13"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_pc14.tdf
    Info (12023): Found entity 1: altera_syncram_pc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_pc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_pc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist7_i_mul76_1_conv_out_primWireOut_16_mem_dmem|altera_syncram_pc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qpb4.tdf
    Info (12023): Found entity 1: altsyncram_qpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_qpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qpb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist7_i_mul76_1_conv_out_primWireOut_16_mem_dmem|altera_syncram_pc14:auto_generated|altsyncram_qpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_pc14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist19_sync_in_aunroll_x_in_unnamed_conv3_8_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2506
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist19_sync_in_aunroll_x_in_unnamed_conv3_8_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2506
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist19_sync_in_aunroll_x_in_unnamed_conv3_8_12_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2506
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "10"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "10"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_jc14.tdf
    Info (12023): Found entity 1: altera_syncram_jc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_jc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_jc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist19_sync_in_aunroll_x_in_unnamed_conv3_8_12_mem_dmem|altera_syncram_jc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpb4.tdf
    Info (12023): Found entity 1: altsyncram_kpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_kpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kpb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|altera_syncram:redist19_sync_in_aunroll_x_in_unnamed_conv3_8_12_mem_dmem|altera_syncram_jc14:auto_generated|altsyncram_kpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_jc14.tdf Line: 37
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_sfc_logic_c1_for_body_conv_c1_enter113_conv304:thei_sfc_logic_c1_for_body_conv_c1_enter113_conv304_aunroll_x|floatComponent_i_sfc_logic_c1_for_body_conv_c1_enter113_conv304_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u:thei_add77_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body_conv_c1_enter113_conv304.vhd Line: 2552
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body_conv_c1_enter113_conv.vhd Line: 279
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Zonv333_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v6d1.tdf
    Info (12023): Found entity 1: scfifo_v6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_v6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_p9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_p9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkn1.tdf
    Info (12023): Found entity 1: altsyncram_rkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_rkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rkn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv333_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv334|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v6d1:auto_generated|a_dpfifo_p9a1:dpfifo|altsyncram_rkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c1_for_body_conv_c1_enter113_conv:thei_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv314:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_aunroll_x|i_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body_conv_c1_exit116_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body_conv_c1_exit1A0Znv_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2256
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "68"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_g5d1.tdf
    Info (12023): Found entity 1: scfifo_g5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_g5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_g5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_a8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_a8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_a8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g5d1:auto_generated|a_dpfifo_a8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_g5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist0_i_l_grpid_1_addr_zext_conv_vt_join_q_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g5d1:auto_generated|a_dpfifo_a8a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_a8a1.tdf Line: 55
Info (12128): Elaborating entity "i_acl_wg_limiter_enter_l_grpid_0_conv257" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_acl_wg_limiter_enter_l_grpid_0_conv257:thei_acl_wg_limiter_enter_l_grpid_0_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2297
Info (12128): Elaborating entity "acl_work_group_limiter_dspba" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_acl_wg_limiter_enter_l_grpid_0_conv257:thei_acl_wg_limiter_enter_l_grpid_0_conv|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_conv258" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_wg_limiter_enter_l_grpid_0_conv257.vhd Line: 121
Info (12128): Elaborating entity "acl_work_group_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_acl_wg_limiter_enter_l_grpid_0_conv257:thei_acl_wg_limiter_enter_l_grpid_0_conv|acl_work_group_limiter_dspba:thei_acl_wg_limiter_enter_l_grpid_0_conv258|acl_work_group_limiter:limiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter_dspba.v Line: 119
Warning (10230): Verilog HDL assignment warning at acl_work_group_limiter.v(103): truncated value with size 32 to match size of target (7) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter.v Line: 103
Warning (10230): Verilog HDL assignment warning at acl_work_group_limiter.v(163): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter.v Line: 163
Warning (10230): Verilog HDL assignment warning at acl_work_group_limiter.v(167): truncated value with size 32 to match size of target (6) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter.v Line: 167
Warning (10230): Verilog HDL assignment warning at acl_work_group_limiter.v(208): truncated value with size 32 to match size of target (6) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_work_group_limiter.v Line: 208
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2646
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "69"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h5d1.tdf
    Info (12023): Found entity 1: scfifo_h5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_b8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_b8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_b8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_b8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h5d1:auto_generated|a_dpfifo_b8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist2_i_idxprom16_rm_conv_vt_join_q_68_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h5d1:auto_generated|a_dpfifo_b8a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_b8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2925
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "68"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a5d1.tdf
    Info (12023): Found entity 1: scfifo_a5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_a5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_48a1.tdf
    Info (12023): Found entity 1: a_dpfifo_48a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_48a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_48a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_a5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckn1.tdf
    Info (12023): Found entity 1: altsyncram_ckn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ckn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ckn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist5_i_acl_wg_limiter_enter_l_grpid_1_conv_out_o_data_67_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a5d1:auto_generated|a_dpfifo_48a1:dpfifo|altsyncram_ckn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_48a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 2982
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "153"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_35d1.tdf
    Info (12023): Found entity 1: scfifo_35d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_35d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_35d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_t7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_t7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_35d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hn1.tdf
    Info (12023): Found entity 1: altsyncram_9hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_9hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|altsyncram_9hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_t7a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist8_i_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x_out_c0_exit108_3_152_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_35d1:auto_generated|a_dpfifo_t7a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_t7a1.tdf Line: 55
Info (12128): Elaborating entity "i_load_unnamed_conv0_conv292" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3051
Info (12128): Elaborating entity "readdata_reg_unnamed_conv0_conv0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|readdata_reg_unnamed_conv0_conv0:thereaddata_reg_unnamed_conv0_conv0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv0_conv292.vhd Line: 221
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv0_conv292.vhd Line: 286
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_addr_next[29..5]" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[1]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_stall_free_coalescer" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 355
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1038): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1038
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1041): truncated value with size 32 to match size of target (7) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1041
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1044): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1044
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1051): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1051
Info (12128): Elaborating entity "lsu_bursting_pipelined_read" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 400
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(671): can't infer memory for variable 'cache' with attribute '"no_rw_check, M20K"'. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 671
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(680): truncated value with size 22 to match size of target (13) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 680
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(784): truncated value with size 256 to match size of target (32) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 784
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 603
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "246"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gqc1.tdf
    Info (12023): Found entity 1: scfifo_gqc1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_gqc1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gqc1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ca1.tdf
    Info (12023): Found entity 1: a_dpfifo_6ca1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_6ca1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_6ca1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_gqc1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fkn1.tdf
    Info (12023): Found entity 1: altsyncram_fkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_fkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fkn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv0_conv292:thei_load_unnamed_conv0_conv|lsu_top:thei_load_unnamed_conv0_conv293|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_fkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_6ca1.tdf Line: 46
Info (12128): Elaborating entity "i_store_memdep_19_conv296" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_19_conv296:thei_store_memdep_19_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3160
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_19_conv296:thei_store_memdep_19_conv|lsu_top:thei_store_memdep_19_conv297" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_19_conv296.vhd Line: 259
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_19_conv296:thei_store_memdep_19_conv|lsu_top:thei_store_memdep_19_conv297|acl_ll_fifo:nop_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 561
Info (12128): Elaborating entity "lsu_pipelined_write" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_19_conv296:thei_store_memdep_19_conv|lsu_top:thei_store_memdep_19_conv297|lsu_pipelined_write:pipelined_write" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 797
Info (12128): Elaborating entity "i_load_unnamed_conv1_conv298" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv1_conv298:thei_load_unnamed_conv1_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3199
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1_conv1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_load_unnamed_conv1_conv298:thei_load_unnamed_conv1_conv|readdata_reg_unnamed_conv1_conv1:thereaddata_reg_unnamed_conv1_conv1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1_conv298.vhd Line: 221
Info (12128): Elaborating entity "i_store_memdep_conv300" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_conv300:thei_store_memdep_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3285
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_store_memdep_conv300:thei_store_memdep_conv|lsu_top:thei_store_memdep_conv301" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_memdep_conv300.vhd Line: 259
Info (12128): Elaborating entity "i_sbar_unnamed_conv2_conv302" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sbar_unnamed_conv2_conv302:thei_sbar_unnamed_conv2_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3341
Info (12128): Elaborating entity "acl_barrier_simple_with_stallout" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sbar_unnamed_conv2_conv302:thei_sbar_unnamed_conv2_conv|acl_barrier_simple_with_stallout:thei_sbar_unnamed_conv2_conv303" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sbar_unnamed_conv2_conv302.vhd Line: 114
Warning (10230): Verilog HDL assignment warning at acl_barrier_simple.v(167): truncated value with size 32 to match size of target (7) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 167
Warning (10230): Verilog HDL assignment warning at acl_barrier_simple.v(169): truncated value with size 32 to match size of target (9) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 169
Warning (10230): Verilog HDL assignment warning at acl_barrier_simple.v(172): truncated value with size 32 to match size of target (7) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 172
Warning (10034): Output port "data_exit" at acl_barrier_simple.v(131) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_barrier_simple.v Line: 131
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:thebubble_out_i_sbar_unnamed_conv2_conv_data_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3373
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:thebubble_out_i_sbar_unnamed_conv2_conv_data_reg|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 465
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:thebubble_out_i_sbar_unnamed_conv2_conv_data_reg|acl_data_fifo:fifo|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:thebubble_out_i_sbar_unnamed_conv2_conv_data_reg|acl_data_fifo:fifo|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3446
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "68"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m3d1.tdf
    Info (12023): Found entity 1: scfifo_m3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_m3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_g6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_g6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m3d1:auto_generated|a_dpfifo_g6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3hn1.tdf
    Info (12023): Found entity 1: altsyncram_3hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_3hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist21_conv_B1_merge_reg_aunroll_x_out_data_out_4_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m3d1:auto_generated|a_dpfifo_g6a1:dpfifo|altsyncram_3hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g6a1.tdf Line: 46
Info (12128): Elaborating entity "i_syncbuf_conv_wt_sync_buffer_conv255" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_syncbuf_conv_wt_sync_buffer_conv255:thei_syncbuf_conv_wt_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3598
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 3777
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "420"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k6d1.tdf
    Info (12023): Found entity 1: scfifo_k6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_e9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_e9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k6d1:auto_generated|a_dpfifo_e9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9kn1.tdf
    Info (12023): Found entity 1: altsyncram_9kn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_9kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9kn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k6d1:auto_generated|a_dpfifo_e9a1:dpfifo|altsyncram_9kn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e9a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist15_conv_B1_merge_reg_aunroll_x_out_data_out_1_484_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k6d1:auto_generated|a_dpfifo_e9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e9a1.tdf Line: 55
Info (12128): Elaborating entity "i_sbar_unnamed_conv6_conv315" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sbar_unnamed_conv6_conv315:thei_sbar_unnamed_conv6_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4035
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4055
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "67"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_95d1.tdf
    Info (12023): Found entity 1: scfifo_95d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_95d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_95d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_38a1.tdf
    Info (12023): Found entity 1: a_dpfifo_38a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_38a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_38a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_95d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist7_i_sfc_c1_for_body_conv_c1_enter113_conv_aunroll_x_out_c1_exit116_1_66_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_38a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4082
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "201"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s4d1.tdf
    Info (12023): Found entity 1: scfifo_s4d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s4d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s4d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s4d1:auto_generated|a_dpfifo_m7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s4d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist22_conv_B1_merge_reg_aunroll_x_out_data_out_4_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s4d1:auto_generated|a_dpfifo_m7a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4109
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "422"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p6d1.tdf
    Info (12023): Found entity 1: scfifo_p6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_j9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_j9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist28_conv_B1_merge_reg_aunroll_x_out_data_out_9_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p6d1:auto_generated|a_dpfifo_j9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4136
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "269"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_07d1.tdf
    Info (12023): Found entity 1: scfifo_07d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_07d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_07d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_07d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist33_conv_B1_merge_reg_aunroll_x_out_data_out_13_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_07d1:auto_generated|a_dpfifo_q9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4215
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "487"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "29"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_77d1.tdf
    Info (12023): Found entity 1: scfifo_77d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_77d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_77d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_1aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_1aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_1aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_1aa1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated|a_dpfifo_1aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_77d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkn1.tdf
    Info (12023): Found entity 1: altsyncram_nkn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_nkn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nkn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated|a_dpfifo_1aa1:dpfifo|altsyncram_nkn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_1aa1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist4_i_add82_conv_vt_select_31_b_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_77d1:auto_generated|a_dpfifo_1aa1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_1aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4242
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "487"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_27d1.tdf
    Info (12023): Found entity 1: scfifo_27d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_27d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_27d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_s9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist36_conv_B1_merge_reg_aunroll_x_out_data_out_15_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_27d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4269
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "219"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q6d1.tdf
    Info (12023): Found entity 1: scfifo_q6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist34_conv_B1_merge_reg_aunroll_x_out_data_out_14_218_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q6d1:auto_generated|a_dpfifo_k9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4377
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "487"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d5d1.tdf
    Info (12023): Found entity 1: scfifo_d5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_d5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_78a1.tdf
    Info (12023): Found entity 1: a_dpfifo_78a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_78a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_78a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated|a_dpfifo_78a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_d5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hn1.tdf
    Info (12023): Found entity 1: altsyncram_2hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_2hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist29_conv_B1_merge_reg_aunroll_x_out_data_out_10_486_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d5d1:auto_generated|a_dpfifo_78a1:dpfifo|altsyncram_2hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_78a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4404
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "66"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_85d1.tdf
    Info (12023): Found entity 1: scfifo_85d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_85d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_85d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_28a1.tdf
    Info (12023): Found entity 1: a_dpfifo_28a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_28a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_28a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_85d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist27_conv_B1_merge_reg_aunroll_x_out_data_out_9_65_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_28a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4566
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "486"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_37d1.tdf
    Info (12023): Found entity 1: scfifo_37d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_37d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_37d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_37d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_t9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_t9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_t9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_37d1:auto_generated|a_dpfifo_t9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_37d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist17_conv_B1_merge_reg_aunroll_x_out_data_out_3_485_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_37d1:auto_generated|a_dpfifo_t9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_t9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4593
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "287"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_47d1.tdf
    Info (12023): Found entity 1: scfifo_47d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_47d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_47d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_47d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_u9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_u9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_u9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_u9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_47d1:auto_generated|a_dpfifo_u9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_47d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_data_fifo:theredist16_conv_B1_merge_reg_aunroll_x_out_data_out_2_286_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_47d1:auto_generated|a_dpfifo_u9a1:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_u9a1.tdf Line: 55
Info (12128): Elaborating entity "i_sfc_c0_for_body_conv_c0_enter103_conv" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4647
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body_conv_c0_enter103_conv261" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body_conv_c0_enter103_conv.vhd Line: 151
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist137_sync_in_aunroll_x_in_i_valid_20" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2123
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist143_sync_in_aunroll_x_in_i_valid_64" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2153
Info (12128): Elaborating entity "i_syncbuf_n_fin_dim_sync_buffer98_conv278" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_n_fin_dim_sync_buffer98_conv278:thei_syncbuf_n_fin_dim_sync_buffer98_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2162
Info (12128): Elaborating entity "i_syncbuf_p_conv_sync_buffer97_conv265" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_p_conv_sync_buffer97_conv265:thei_syncbuf_p_conv_sync_buffer97_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2178
Info (12128): Elaborating entity "i_syncbuf_k_conv_sync_buffer94_conv263" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_k_conv_sync_buffer94_conv263:thei_syncbuf_k_conv_sync_buffer94_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2194
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist162_bgTrunc_i_add19_conv_sel_x_b_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2449
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist162_bgTrunc_i_add19_conv_sel_x_b_19_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2449
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist162_bgTrunc_i_add19_conv_sel_x_b_19_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 2449
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_vc14.tdf
    Info (12023): Found entity 1: altera_syncram_vc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_vc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist162_bgTrunc_i_add19_conv_sel_x_b_19_mem_dmem|altera_syncram_vc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qb4.tdf
    Info (12023): Found entity 1: altsyncram_0qb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_0qb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0qb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist162_bgTrunc_i_add19_conv_sel_x_b_19_mem_dmem|altera_syncram_vc14:auto_generated|altsyncram_0qb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vc14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid346_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3173
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid346_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3173
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid346_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3173
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A7ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_rn64.tdf
    Info (12023): Found entity 1: altera_syncram_rn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_rn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_rn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid346_invTabGen_lutmem_dmem|altera_syncram_rn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7me4.tdf
    Info (12023): Found entity 1: altsyncram_7me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_7me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid346_invTabGen_lutmem_dmem|altera_syncram_rn64:auto_generated|altsyncram_7me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_rn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid343_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3254
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid343_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3254
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid343_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3254
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A6ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_on64.tdf
    Info (12023): Found entity 1: altera_syncram_on64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_on64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_on64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid343_invTabGen_lutmem_dmem|altera_syncram_on64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4me4.tdf
    Info (12023): Found entity 1: altsyncram_4me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_4me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid343_invTabGen_lutmem_dmem|altera_syncram_on64:auto_generated|altsyncram_4me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_on64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid340_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3365
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid340_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3365
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid340_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3365
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A5ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_vn64.tdf
    Info (12023): Found entity 1: altera_syncram_vn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_vn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid340_invTabGen_lutmem_dmem|altera_syncram_vn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bme4.tdf
    Info (12023): Found entity 1: altsyncram_bme4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_bme4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bme4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid340_invTabGen_lutmem_dmem|altera_syncram_vn64:auto_generated|altsyncram_bme4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_vn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid337_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3652
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid337_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3652
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid337_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3652
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "38"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A4ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_un64.tdf
    Info (12023): Found entity 1: altera_syncram_un64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_un64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_un64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid337_invTabGen_lutmem_dmem|altera_syncram_un64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ame4.tdf
    Info (12023): Found entity 1: altsyncram_ame4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ame4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ame4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid337_invTabGen_lutmem_dmem|altera_syncram_un64:auto_generated|altsyncram_ame4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_un64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist93_normYNoLeadOne_uid179_i_div_conv_b_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3790
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist93_normYNoLeadOne_uid179_i_div_conv_b_12_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3790
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist93_normYNoLeadOne_uid179_i_div_conv_b_12_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3790
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "31"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "31"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "9"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_4a14.tdf
    Info (12023): Found entity 1: altera_syncram_4a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_4a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_4a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist93_normYNoLeadOne_uid179_i_div_conv_b_12_mem_dmem|altera_syncram_4a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nb4.tdf
    Info (12023): Found entity 1: altsyncram_5nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_5nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist93_normYNoLeadOne_uid179_i_div_conv_b_12_mem_dmem|altera_syncram_4a14:auto_generated|altsyncram_5nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_4a14.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist92_normYIsOneC2_uid183_i_div_conv_b_13" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 3845
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist56_i_mul20_conv_bs6_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 4890
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist56_i_mul20_conv_bs6_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 4890
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist56_i_mul20_conv_bs6_b_5_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 4890
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_o914.tdf
    Info (12023): Found entity 1: altera_syncram_o914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_o914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_o914" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist56_i_mul20_conv_bs6_b_5_mem_dmem|altera_syncram_o914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pmb4.tdf
    Info (12023): Found entity 1: altsyncram_pmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_pmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist56_i_mul20_conv_bs6_b_5_mem_dmem|altera_syncram_o914:auto_generated|altsyncram_pmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_o914.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist57_i_mul20_conv_bs2_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5008
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist57_i_mul20_conv_bs2_b_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5008
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist57_i_mul20_conv_bs2_b_5_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5008
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5a14.tdf
    Info (12023): Found entity 1: altera_syncram_5a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_5a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist57_i_mul20_conv_bs2_b_5_mem_dmem|altera_syncram_5a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6nb4.tdf
    Info (12023): Found entity 1: altsyncram_6nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_6nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist57_i_mul20_conv_bs2_b_5_mem_dmem|altera_syncram_5a14:auto_generated|altsyncram_6nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_5a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist149_bgTrunc_i_sub21_conv_sel_x_b_11_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5350
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist149_bgTrunc_i_sub21_conv_sel_x_b_11_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5350
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist149_bgTrunc_i_sub21_conv_sel_x_b_11_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5350
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_6a14.tdf
    Info (12023): Found entity 1: altera_syncram_6a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_6a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_6a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist149_bgTrunc_i_sub21_conv_sel_x_b_11_mem_dmem|altera_syncram_6a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7nb4.tdf
    Info (12023): Found entity 1: altsyncram_7nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_7nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist149_bgTrunc_i_sub21_conv_sel_x_b_11_mem_dmem|altera_syncram_6a14:auto_generated|altsyncram_7nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_6a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid276_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5972
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid276_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5972
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid276_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 5972
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A3ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_nn64.tdf
    Info (12023): Found entity 1: altera_syncram_nn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_nn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_nn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid276_invTabGen_lutmem_dmem|altera_syncram_nn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3me4.tdf
    Info (12023): Found entity 1: altsyncram_3me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_3me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC3_uid276_invTabGen_lutmem_dmem|altera_syncram_nn64:auto_generated|altsyncram_3me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_nn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid273_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6053
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid273_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6053
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid273_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6053
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A2ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_kn64.tdf
    Info (12023): Found entity 1: altera_syncram_kn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_kn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_kn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid273_invTabGen_lutmem_dmem|altera_syncram_kn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0me4.tdf
    Info (12023): Found entity 1: altsyncram_0me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_0me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC2_uid273_invTabGen_lutmem_dmem|altera_syncram_kn64:auto_generated|altsyncram_0me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_kn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid270_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6164
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid270_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6164
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid270_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6164
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A1ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_sn64.tdf
    Info (12023): Found entity 1: altera_syncram_sn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_sn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_sn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid270_invTabGen_lutmem_dmem|altera_syncram_sn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8me4.tdf
    Info (12023): Found entity 1: altsyncram_8me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_8me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC1_uid270_invTabGen_lutmem_dmem|altera_syncram_sn64:auto_generated|altsyncram_8me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_sn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid267_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6451
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid267_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6451
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid267_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6451
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "38"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body_conv_c0_enter103A0ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_qn64.tdf
    Info (12023): Found entity 1: altera_syncram_qn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_qn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_qn64" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid267_invTabGen_lutmem_dmem|altera_syncram_qn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6me4.tdf
    Info (12023): Found entity 1: altsyncram_6me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_6me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6me4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:memoryC0_uid267_invTabGen_lutmem_dmem|altera_syncram_qn64:auto_generated|altsyncram_6me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_qn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist115_updatedY_uid120_i_div22_conv_q_9_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6579
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist115_updatedY_uid120_i_div22_conv_q_9_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6579
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist115_updatedY_uid120_i_div22_conv_q_9_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 6579
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist132_sync_in_aunroll_x_in_c0_eni8_4_56_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7691
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist132_sync_in_aunroll_x_in_c0_eni8_4_56_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7691
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist132_sync_in_aunroll_x_in_c0_eni8_4_56_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7691
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "54"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "54"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_7a14.tdf
    Info (12023): Found entity 1: altera_syncram_7a14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7a14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_7a14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist132_sync_in_aunroll_x_in_c0_eni8_4_56_mem_dmem|altera_syncram_7a14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nb4.tdf
    Info (12023): Found entity 1: altsyncram_8nb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_8nb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8nb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist132_sync_in_aunroll_x_in_c0_eni8_4_56_mem_dmem|altera_syncram_7a14:auto_generated|altsyncram_8nb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_7a14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist133_sync_in_aunroll_x_in_c0_eni8_5_59_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7842
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist133_sync_in_aunroll_x_in_c0_eni8_5_59_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7842
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist133_sync_in_aunroll_x_in_c0_eni8_5_59_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7842
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "57"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "57"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_aa14.tdf
    Info (12023): Found entity 1: altera_syncram_aa14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_aa14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_aa14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist133_sync_in_aunroll_x_in_c0_eni8_5_59_mem_dmem|altera_syncram_aa14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnb4.tdf
    Info (12023): Found entity 1: altsyncram_bnb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_bnb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bnb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist133_sync_in_aunroll_x_in_c0_eni8_5_59_mem_dmem|altera_syncram_aa14:auto_generated|altsyncram_bnb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_aa14.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_k_conv_sync_buffer_conv267" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_k_conv_sync_buffer_conv267:thei_syncbuf_k_conv_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 7898
Info (12128): Elaborating entity "i_syncbuf_p_conv_sync_buffer_conv269" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_p_conv_sync_buffer_conv269:thei_syncbuf_p_conv_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8085
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist135_sync_in_aunroll_x_in_c0_eni8_7_57" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8163
Info (12128): Elaborating entity "i_syncbuf_n_fin_dim_sync_buffer_conv281" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_n_fin_dim_sync_buffer_conv281:thei_syncbuf_n_fin_dim_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8189
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist129_i_cmp39_conv_c_60" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8235
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|dspba_delay:redist136_sync_in_aunroll_x_in_c0_eni8_8_61" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8370
Info (12128): Elaborating entity "i_syncbuf_n_fin_sq_pad_sync_buffer_conv271" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_n_fin_sq_pad_sync_buffer_conv271:thei_syncbuf_n_fin_sq_pad_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8461
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist153_bgTrunc_i_mul34_conv_sel_x_b_24_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8648
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist153_bgTrunc_i_mul34_conv_sel_x_b_24_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8648
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist153_bgTrunc_i_mul34_conv_sel_x_b_24_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8648
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "21"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "21"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_qc14.tdf
    Info (12023): Found entity 1: altera_syncram_qc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_qc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_qc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist153_bgTrunc_i_mul34_conv_sel_x_b_24_mem_dmem|altera_syncram_qc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpb4.tdf
    Info (12023): Found entity 1: altsyncram_rpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_rpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rpb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|altera_syncram:redist153_bgTrunc_i_mul34_conv_sel_x_b_24_mem_dmem|altera_syncram_qc14:auto_generated|altsyncram_rpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_qc14.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_n_fin_dim_sync_buffer99_conv273" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_n_fin_dim_sync_buffer99_conv273:thei_syncbuf_n_fin_dim_sync_buffer99_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8704
Info (12128): Elaborating entity "i_syncbuf_in_data_sync_buffer_conv284" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_sfc_logic_c0_for_body_conv_c0_enter103_conv261:thei_sfc_logic_c0_for_body_conv_c0_enter103_conv261_aunroll_x|i_syncbuf_in_data_sync_buffer_conv284:thei_syncbuf_in_data_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body_conv_c0_enter103_conv261.vhd Line: 8979
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body_conv_c0_enter103_conv.vhd Line: 183
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287.vhd Line: 114
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit1A0Zonv331_data_fifo.vhd Line: 140
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e8d1.tdf
    Info (12023): Found entity 1: scfifo_e8d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_e8d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_e8d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e8d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8ba1.tdf
    Info (12023): Found entity 1: a_dpfifo_8ba1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_8ba1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_8ba1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e8d1:auto_generated|a_dpfifo_8ba1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_e8d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pnn1.tdf
    Info (12023): Found entity 1: altsyncram_pnn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_pnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pnn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv331_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv332|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e8d1:auto_generated|a_dpfifo_8ba1:dpfifo|altsyncram_pnn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_8ba1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_sfc_c0_for_body_conv_c0_enter103_conv:thei_sfc_c0_for_body_conv_c0_enter103_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_aunroll_x|i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_full_detector:thei_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body_conv_c0_exit108_conv287.vhd Line: 151
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_valid_fifo_counter:thebubble_out_conv_B1_merge_reg_aunroll_x_2_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4681
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|acl_valid_fifo_counter:thebubble_out_conv_B1_merge_reg_aunroll_x_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4704
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "conv_B1_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|conv_B1_merge_reg:theconv_B1_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 4769
Info (12128): Elaborating entity "i_acl_wg_limiter_enter_l_grpid_1_conv259" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|bb_conv_B1_stall_region:thebb_conv_B1_stall_region|i_acl_wg_limiter_enter_l_grpid_1_conv259:thei_acl_wg_limiter_enter_l_grpid_1_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1_stall_region.vhd Line: 5045
Info (12128): Elaborating entity "conv_B1_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B1:thebb_conv_B1|conv_B1_branch:theconv_B1_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B1.vhd Line: 924
Info (12128): Elaborating entity "bb_conv_B2_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2_sr_0:thebb_conv_B2_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 973
Info (12128): Elaborating entity "bb_conv_B2" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv_function.vhd Line: 994
Info (12128): Elaborating entity "conv_B2_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|conv_B2_merge:theconv_B2_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2.vhd Line: 167
Info (12128): Elaborating entity "bb_conv_B2_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2.vhd Line: 188
Info (12128): Elaborating entity "i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 266
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317:thei_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv.vhd Line: 119
Info (12128): Elaborating entity "i_syncbuf_global_size_0_sync_buffer_conv319" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317:thei_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317_aunroll_x|i_syncbuf_global_size_0_sync_buffer_conv319:thei_syncbuf_global_size_0_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end83_loopexit_conv_cA0Zenter120_conv317.vhd Line: 368
Info (12128): Elaborating entity "i_syncbuf_out_data_sync_buffer_conv321" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317:thei_sfc_logic_c0_for_end83_loopexit_conv_c0_enter120_conv317_aunroll_x|i_syncbuf_out_data_sync_buffer_conv321:thei_syncbuf_out_data_sync_buffer_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end83_loopexit_conv_cA0Zenter120_conv317.vhd Line: 644
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv.vhd Line: 138
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Z_exit124_conv324.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Zonv335_data_fifo.vhd Line: 118
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_u6d1.tdf
    Info (12023): Found entity 1: scfifo_u6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_u6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_o9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akn1.tdf
    Info (12023): Found entity 1: altsyncram_akn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_akn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_akn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv335_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv336|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_akn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv:thei_sfc_c0_for_end83_loopexit_conv_c0_enter120_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv324:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_aunroll_x|i_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_full_detector:thei_acl_sfc_exit_c0_for_end83_loopexit_conv_c0_exit124_conv_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end83_loopexit_conA0Z_exit124_conv324.vhd Line: 133
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 290
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "12"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v4d1.tdf
    Info (12023): Found entity 1: scfifo_v4d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_v4d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_p7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_p7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v4d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist0_stall_entry_o4_11_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p7a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 384
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "9"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i3d1.tdf
    Info (12023): Found entity 1: scfifo_i3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_i3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_c6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_c6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_c6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i3d1:auto_generated|a_dpfifo_c6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i3d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|acl_data_fifo:theredist1_i_select28_conv_q_9_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i3d1:auto_generated|a_dpfifo_c6a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c6a1.tdf Line: 55
Info (12128): Elaborating entity "i_store_unnamed_conv7_conv325" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|bb_conv_B2_stall_region:thebb_conv_B2_stall_region|i_store_unnamed_conv7_conv325:thei_store_unnamed_conv7_conv" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2_stall_region.vhd Line: 448
Info (12128): Elaborating entity "conv_B2_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|conv_function_wrapper:kernel|conv_function:theconv_function|bb_conv_B2:thebb_conv_B2|conv_B2_branch:theconv_B2_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv_B2.vhd Line: 220
Info (12128): Elaborating entity "acl_avm_to_ic" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_avm_to_ic:local_mem_system_aspace5.local_mem_group[0].master[0].avm_to_ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2435
Info (12128): Elaborating entity "acl_mem1x" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2491
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 127
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "_acl_mem1x_shiftreg" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 163
Info (12128): Elaborating entity "acl_reset_handler" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 540
Info (12128): Elaborating entity "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 92
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_reset_handler.sv Line: 183
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 404
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 404
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_mem1x.v Line: 404
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "24"
    Info (12134): Parameter "numwords_b" = "24"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_b" = "256"
    Info (12134): Parameter "width_byteena_a" = "32"
    Info (12134): Parameter "width_byteena_b" = "32"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "init_file" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q303.tdf
    Info (12023): Found entity 1: altsyncram_q303 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_q303.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q303" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_mem1x:local_mem_system_aspace5.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_q303:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (287013): Variable or input pin "byteena_b" is defined but never used. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_q303.tdf Line: 34
Warning (287013): Variable or input pin "data_b" is defined but never used. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_q303.tdf Line: 37
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_q303.tdf Line: 41
Info (12128): Elaborating entity "acl_ic_local_mem_router" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|acl_ic_local_mem_router:local_mem_system_aspace5.local_mem_group[0].router[0].router" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2551
Info (12128): Elaborating entity "darknet_system_interconnect_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2627
Warning (10230): Verilog HDL assignment warning at darknet_system.v(3624): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3624
Info (12128): Elaborating entity "acl_ic_master_intf" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_intf:m[0].m_intf" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3605
Warning (12158): Entity "acl_ic_master_intf" contains only dangling pins File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3605
Info (12128): Elaborating entity "acl_arb_intf" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_arb_intf:m[0].arb_intf" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3613
Warning (12158): Entity "acl_arb_intf" contains only dangling pins File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3613
Info (12128): Elaborating entity "acl_ic_wrp_intf" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_wrp_intf:m[0].wrp_intf" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3617
Warning (12158): Entity "acl_ic_wrp_intf" contains only dangling pins File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3617
Info (12128): Elaborating entity "acl_ic_rrp_intf" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_rrp_intf:m[0].rrp_intf" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3622
Warning (12158): Entity "acl_ic_rrp_intf" contains only dangling pins File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3622
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3645
Warning (10036): Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object "id" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3720
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 131
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_0:local_mem_system_aspace5.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 158
Info (12128): Elaborating entity "darknet_system_interconnect_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 2712
Warning (10230): Verilog HDL assignment warning at darknet_system.v(3817): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3817
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3838
Warning (10036): Verilog HDL or VHDL warning at acl_ic_master_endpoint.v(48): object "id" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(48): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 48
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3913
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 131
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|conv_top_wrapper_0:conv_inst_0|darknet_system_interconnect_1:local_mem_system_aspace5.local_mem_group[0].port2bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 158
Info (12128): Elaborating entity "conv1x1_std_ic_partition_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at darknet_system.v(1346): object "conv1x1_finish_chain" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1346
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv1x1_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv1x1_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "conv1x1_group_id" into its bus
Info (12128): Elaborating entity "conv1x1_function_cra_slave" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_function_cra_slave:conv1x1_cra_slave_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1465
Info (12128): Elaborating entity "conv1x1_top_wrapper_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1664
Info (12128): Elaborating entity "conv1x1_function_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3436
Info (12128): Elaborating entity "conv1x1_function" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function_wrapper.vhd Line: 558
Info (12128): Elaborating entity "bb_conv1x1_B8_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8_sr_0:thebb_conv1x1_B8_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2044
Info (12128): Elaborating entity "bb_conv1x1_B8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2093
Info (12128): Elaborating entity "conv1x1_B8_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|conv1x1_B8_merge:theconv1x1_B8_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8.vhd Line: 430
Info (12128): Elaborating entity "bb_conv1x1_B8_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8.vhd Line: 500
Info (12128): Elaborating entity "conv1x1_B8_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|conv1x1_B8_merge_reg:theconv1x1_B8_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1203
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer77_conv1x1414" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_syncbuf_input_channels_sync_buffer77_conv1x1414:thei_syncbuf_input_channels_sync_buffer77_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1295
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1495
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "155"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_57d1.tdf
    Info (12023): Found entity 1: scfifo_57d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_57d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_57d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_v9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_v9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_v9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated|a_dpfifo_v9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_57d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist2_conv1x1_B8_merge_reg_aunroll_x_out_data_out_0_166_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_57d1:auto_generated|a_dpfifo_v9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_v9a1.tdf Line: 55
Info (12128): Elaborating entity "i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1702
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433:thei_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1.vhd Line: 119
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433:thei_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_aunroll_x|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_23" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_eA0Zer273_conv1x1433.vhd Line: 120
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_multBlA0Z16oe0cp36cd0oq3cdj6z" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433:thei_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_multBlA0Z16oe0cp36cd0oq3cdj6z:thei_mul34_3_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_eA0Zer273_conv1x1433.vhd Line: 126
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_addBloA0Zcp36cd0oq3cd06oq3cz0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433:thei_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_3_conv1x1_c1_enter273_conv1x1433_addBloA0Zcp36cd0oq3cd06oq3cz0:thei_add35_3_a_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_3_conv1x1_c1_eA0Zer273_conv1x1433.vhd Line: 284
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1.vhd Line: 138
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zit279_conv1x1435.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Z1x1480_data_fifo.vhd Line: 126
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_65d1.tdf
    Info (12023): Found entity 1: scfifo_65d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_65d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_65d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_08a1.tdf
    Info (12023): Found entity 1: a_dpfifo_08a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_08a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_08a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_65d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf
    Info (12023): Found entity 1: altsyncram_5hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_5hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1480_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1481|acl_fifo:fifo|scfifo:scfifo_component|scfifo_65d1:auto_generated|a_dpfifo_08a1:dpfifo|altsyncram_5hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_08a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zit279_conv1x1435.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1:thei_sfc_c1_for_body12_3_conv1x1_c1_enter273_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1435:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_for_body12_3_conv1x1_c1_exit279_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_3_conv1x1_cA0Zx1_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1751
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "157"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_67d1.tdf
    Info (12023): Found entity 1: scfifo_67d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_67d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_67d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_0aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_0aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0aa1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated|a_dpfifo_0aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_67d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist5_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_67d1:auto_generated|a_dpfifo_0aa1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_0aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1778
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "27"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f3d1.tdf
    Info (12023): Found entity 1: scfifo_f3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_f3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_96a1.tdf
    Info (12023): Found entity 1: a_dpfifo_96a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_96a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_96a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_f3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdn1.tdf
    Info (12023): Found entity 1: altsyncram_jdn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_jdn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jdn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist21_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_f3d1:auto_generated|a_dpfifo_96a1:dpfifo|altsyncram_jdn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_96a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1858
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "155"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_75d1.tdf
    Info (12023): Found entity 1: scfifo_75d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_75d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_75d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_18a1.tdf
    Info (12023): Found entity 1: a_dpfifo_18a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_18a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_18a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist23_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_75d1:auto_generated|a_dpfifo_18a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_75d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1969
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "15"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b3d1.tdf
    Info (12023): Found entity 1: scfifo_b3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_56a1.tdf
    Info (12023): Found entity 1: a_dpfifo_56a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_56a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_56a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf
    Info (12023): Found entity 1: altsyncram_ldn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ldn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|altsyncram_ldn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_56a1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist22_conv1x1_B8_merge_reg_aunroll_x_out_data_out_18_14_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b3d1:auto_generated|a_dpfifo_56a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_56a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 1996
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "169"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_87d1.tdf
    Info (12023): Found entity 1: scfifo_87d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_87d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_87d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_2aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_2aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2aa1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated|a_dpfifo_2aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_87d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist19_conv1x1_B8_merge_reg_aunroll_x_out_data_out_16_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_87d1:auto_generated|a_dpfifo_2aa1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_2aa1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2023
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "169"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b5d1.tdf
    Info (12023): Found entity 1: scfifo_b5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_58a1.tdf
    Info (12023): Found entity 1: a_dpfifo_58a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_58a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_58a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist18_conv1x1_B8_merge_reg_aunroll_x_out_data_out_15_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b5d1:auto_generated|a_dpfifo_58a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b5d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2347
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "169"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_97d1.tdf
    Info (12023): Found entity 1: scfifo_97d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_97d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_97d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_97d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_3aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_3aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3aa1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist6_conv1x1_B8_merge_reg_aunroll_x_out_data_out_3_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_97d1:auto_generated|a_dpfifo_3aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_97d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2374
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "13"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c5d1.tdf
    Info (12023): Found entity 1: scfifo_c5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_c5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_c5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_68a1.tdf
    Info (12023): Found entity 1: a_dpfifo_68a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_68a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_68a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated|a_dpfifo_68a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_c5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hn1.tdf
    Info (12023): Found entity 1: altsyncram_8hn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_8hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8hn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist4_conv1x1_B8_merge_reg_aunroll_x_out_data_out_2_12_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c5d1:auto_generated|a_dpfifo_68a1:dpfifo|altsyncram_8hn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_68a1.tdf Line: 46
Info (12128): Elaborating entity "i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2426
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416:thei_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1.vhd Line: 121
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer89_conv1x1418" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416:thei_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416_aunroll_x|i_syncbuf_input_size_sync_buffer89_conv1x1418:thei_syncbuf_input_size_sync_buffer89_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_eA0Zer262_conv1x1416.vhd Line: 597
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer90_conv1x1420" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416:thei_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416_aunroll_x|i_syncbuf_input_size_sync_buffer90_conv1x1420:thei_syncbuf_input_size_sync_buffer90_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_eA0Zer262_conv1x1416.vhd Line: 805
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer66_conv1x1422" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416:thei_sfc_logic_c0_for_body12_3_conv1x1_c0_enter262_conv1x1416_aunroll_x|i_syncbuf_input_im_sync_buffer66_conv1x1422:thei_syncbuf_input_im_sync_buffer66_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_3_conv1x1_c0_eA0Zer262_conv1x1416.vhd Line: 1066
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425:thei_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1478_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425:thei_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1478_data_fifo:thei_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1478_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zit267_conv1x1425.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1:thei_sfc_c0_for_body12_3_conv1x1_c0_enter262_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1425:thei_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_body12_3_conv1x1_c0_exit267_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_3_conv1x1_cA0Zit267_conv1x1425.vhd Line: 133
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_valid_fifo_counter:thebubble_out_conv1x1_B8_merge_reg_aunroll_x_2_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2450
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer69_conv1x1412" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_syncbuf_filter_weight_sync_buffer69_conv1x1412:thei_syncbuf_filter_weight_sync_buffer69_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2469
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_valid_fifo_counter:thebubble_out_conv1x1_B8_merge_reg_aunroll_x_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2497
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2691
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "143"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_15d1.tdf
    Info (12023): Found entity 1: scfifo_15d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_15d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_15d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_15d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist20_conv1x1_B8_merge_reg_aunroll_x_out_data_out_17_142_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_r7a1.tdf Line: 55
Info (12128): Elaborating entity "i_load_unnamed_conv1x113_conv1x1426" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x113_conv1x1426:thei_load_unnamed_conv1x113_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2770
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x113_conv1x16" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x113_conv1x1426:thei_load_unnamed_conv1x113_conv1x1|readdata_reg_unnamed_conv1x113_conv1x16:thereaddata_reg_unnamed_conv1x113_conv1x16" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x113_conv1x1426.vhd Line: 221
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x113_conv1x1426:thei_load_unnamed_conv1x113_conv1x1|lsu_top:thei_load_unnamed_conv1x113_conv1x1427" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x113_conv1x1426.vhd Line: 286
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x113_conv1x1426:thei_load_unnamed_conv1x113_conv1x1|lsu_top:thei_load_unnamed_conv1x113_conv1x1427|lsu_bursting_read:bursting_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_addr_next[29..5]" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[1]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 2803
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "143"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l6d1.tdf
    Info (12023): Found entity 1: scfifo_l6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_f9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|acl_data_fifo:theredist3_conv1x1_B8_merge_reg_aunroll_x_out_data_out_1_142_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l6d1.tdf Line: 38
Info (12128): Elaborating entity "i_load_unnamed_conv1x114_conv1x1430" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x114_conv1x1430:thei_load_unnamed_conv1x114_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8_stall_region.vhd Line: 3016
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x114_conv1x17" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|bb_conv1x1_B8_stall_region:thebb_conv1x1_B8_stall_region|i_load_unnamed_conv1x114_conv1x1430:thei_load_unnamed_conv1x114_conv1x1|readdata_reg_unnamed_conv1x114_conv1x17:thereaddata_reg_unnamed_conv1x114_conv1x17" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x114_conv1x1430.vhd Line: 221
Info (12128): Elaborating entity "conv1x1_B8_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8:thebb_conv1x1_B8|conv1x1_B8_branch:theconv1x1_B8_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B8.vhd Line: 577
Info (12128): Elaborating entity "bb_conv1x1_B10" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B10:thebb_conv1x1_B10" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2196
Info (12128): Elaborating entity "conv1x1_B10_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B10:thebb_conv1x1_B10|conv1x1_B10_branch:theconv1x1_B10_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10.vhd Line: 98
Info (12128): Elaborating entity "bb_conv1x1_B10_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B10:thebb_conv1x1_B10|bb_conv1x1_B10_stall_region:thebb_conv1x1_B10_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10.vhd Line: 109
Info (12128): Elaborating entity "conv1x1_B10_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B10:thebb_conv1x1_B10|conv1x1_B10_merge:theconv1x1_B10_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B10.vhd Line: 120
Info (12128): Elaborating entity "bb_conv1x1_B10_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B10_sr_0:thebb_conv1x1_B10_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2210
Info (12128): Elaborating entity "bb_conv1x1_B2_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2_sr_0:thebb_conv1x1_B2_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2222
Info (12128): Elaborating entity "bb_conv1x1_B2" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2259
Info (12128): Elaborating entity "conv1x1_B2_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|conv1x1_B2_merge:theconv1x1_B2_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2.vhd Line: 352
Info (12128): Elaborating entity "bb_conv1x1_B2_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2.vhd Line: 404
Info (12128): Elaborating entity "i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 1298
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281:thei_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1.vhd Line: 121
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer80_conv1x1283" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281:thei_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281_aunroll_x|i_syncbuf_input_size_sync_buffer80_conv1x1283:thei_syncbuf_input_size_sync_buffer80_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_entA0Zer143_conv1x1281.vhd Line: 597
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer81_conv1x1285" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281:thei_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281_aunroll_x|i_syncbuf_input_size_sync_buffer81_conv1x1285:thei_syncbuf_input_size_sync_buffer81_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_entA0Zer143_conv1x1281.vhd Line: 805
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer_conv1x1287" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281:thei_sfc_logic_c0_for_body12_conv1x1_c0_enter143_conv1x1281_aunroll_x|i_syncbuf_input_im_sync_buffer_conv1x1287:thei_syncbuf_input_im_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_conv1x1_c0_entA0Zer143_conv1x1281.vhd Line: 1066
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290:thei_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1460_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290:thei_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1460_data_fifo:thei_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1460_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zit147_conv1x1290.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1:thei_sfc_c0_for_body12_conv1x1_c0_enter143_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1290:thei_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_body12_conv1x1_c0_exit147_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_conv1x1_c0_A0Zit147_conv1x1290.vhd Line: 133
Info (12128): Elaborating entity "conv1x1_B2_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|conv1x1_B2_merge_reg:theconv1x1_B2_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 1389
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer74_conv1x1279" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_syncbuf_input_channels_sync_buffer74_conv1x1279:thei_syncbuf_input_channels_sync_buffer74_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 1590
Info (12128): Elaborating entity "i_load_unnamed_conv1x11_conv1x1291" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_load_unnamed_conv1x11_conv1x1291:thei_load_unnamed_conv1x11_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 1849
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x11_conv1x10" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_load_unnamed_conv1x11_conv1x1291:thei_load_unnamed_conv1x11_conv1x1|readdata_reg_unnamed_conv1x11_conv1x10:thereaddata_reg_unnamed_conv1x11_conv1x10" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x11_conv1x1291.vhd Line: 221
Info (12128): Elaborating entity "i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 1886
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298:thei_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1.vhd Line: 119
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_multBlocA0Zp06o303d06o00rf01pzc" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298:thei_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_multBlocA0Zp06o303d06o00rf01pzc:thei_mul34_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_conv1x1_c1_entA0Zer150_conv1x1298.vhd Line: 126
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_addBlockA0Z3d06o00rf00d06of5q0u" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298:thei_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_conv1x1_c1_enter150_conv1x1298_addBlockA0Z3d06o00rf00d06of5q0u:thei_add35_a_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_conv1x1_c1_entA0Zer150_conv1x1298.vhd Line: 284
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300:thei_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1.vhd Line: 138
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1462_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300:thei_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1462_data_fifo:thei_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1462_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zit153_conv1x1300.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1:thei_sfc_c1_for_body12_conv1x1_c1_enter150_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1300:thei_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_full_detector:thei_acl_sfc_exit_c1_for_body12_conv1x1_c1_exit153_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_conv1x1_c1_A0Zit153_conv1x1300.vhd Line: 133
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer_conv1x1277" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_syncbuf_filter_weight_sync_buffer_conv1x1277:thei_syncbuf_filter_weight_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 2372
Info (12128): Elaborating entity "i_load_unnamed_conv1x12_conv1x1295" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_load_unnamed_conv1x12_conv1x1295:thei_load_unnamed_conv1x12_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2_stall_region.vhd Line: 2521
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x12_conv1x11" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|bb_conv1x1_B2_stall_region:thebb_conv1x1_B2_stall_region|i_load_unnamed_conv1x12_conv1x1295:thei_load_unnamed_conv1x12_conv1x1|readdata_reg_unnamed_conv1x12_conv1x11:thereaddata_reg_unnamed_conv1x12_conv1x11" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x12_conv1x1295.vhd Line: 221
Info (12128): Elaborating entity "conv1x1_B2_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2:thebb_conv1x1_B2|conv1x1_B2_branch:theconv1x1_B2_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B2.vhd Line: 469
Info (12128): Elaborating entity "bb_conv1x1_B4_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4_sr_0:thebb_conv1x1_B4_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2344
Info (12128): Elaborating entity "bb_conv1x1_B4" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2387
Info (12128): Elaborating entity "conv1x1_B4_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|conv1x1_B4_merge:theconv1x1_B4_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4.vhd Line: 391
Info (12128): Elaborating entity "bb_conv1x1_B4_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4.vhd Line: 452
Info (12128): Elaborating entity "conv1x1_B4_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|conv1x1_B4_merge_reg:theconv1x1_B4_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 1119
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer75_conv1x1326" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_syncbuf_input_channels_sync_buffer75_conv1x1326:thei_syncbuf_input_channels_sync_buffer75_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 1202
Info (12128): Elaborating entity "i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 1609
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345:thei_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1.vhd Line: 119
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_multBlA0Z16oe0cp36cd0oq3cdj6z" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345:thei_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_multBlA0Z16oe0cp36cd0oq3cdj6z:thei_mul34_1_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_1_conv1x1_c1_eA0Zer187_conv1x1345.vhd Line: 126
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_addBloA0Zcp36cd0oq3cd06oq3cz0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345:thei_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_1_conv1x1_c1_enter187_conv1x1345_addBloA0Zcp36cd0oq3cd06oq3cz0:thei_add35_1_a_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_1_conv1x1_c1_eA0Zer187_conv1x1345.vhd Line: 284
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347:thei_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1.vhd Line: 138
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1468_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347:thei_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1468_data_fifo:thei_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1468_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zit193_conv1x1347.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1:thei_sfc_c1_for_body12_1_conv1x1_c1_enter187_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1347:thei_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_full_detector:thei_acl_sfc_exit_c1_for_body12_1_conv1x1_c1_exit193_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_1_conv1x1_cA0Zit193_conv1x1347.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 2249
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328:thei_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1.vhd Line: 121
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer83_conv1x1330" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328:thei_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328_aunroll_x|i_syncbuf_input_size_sync_buffer83_conv1x1330:thei_syncbuf_input_size_sync_buffer83_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_eA0Zer176_conv1x1328.vhd Line: 597
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer84_conv1x1332" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328:thei_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328_aunroll_x|i_syncbuf_input_size_sync_buffer84_conv1x1332:thei_syncbuf_input_size_sync_buffer84_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_eA0Zer176_conv1x1328.vhd Line: 805
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer64_conv1x1334" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328:thei_sfc_logic_c0_for_body12_1_conv1x1_c0_enter176_conv1x1328_aunroll_x|i_syncbuf_input_im_sync_buffer64_conv1x1334:thei_syncbuf_input_im_sync_buffer64_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_1_conv1x1_c0_eA0Zer176_conv1x1328.vhd Line: 1066
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337:thei_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1466_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337:thei_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1466_data_fifo:thei_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1466_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zit181_conv1x1337.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1:thei_sfc_c0_for_body12_1_conv1x1_c0_enter176_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1337:thei_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_body12_1_conv1x1_c0_exit181_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_1_conv1x1_cA0Zit181_conv1x1337.vhd Line: 133
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer67_conv1x1324" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_syncbuf_filter_weight_sync_buffer67_conv1x1324:thei_syncbuf_filter_weight_sync_buffer67_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 2292
Info (12128): Elaborating entity "i_load_unnamed_conv1x15_conv1x1338" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_load_unnamed_conv1x15_conv1x1338:thei_load_unnamed_conv1x15_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 2572
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x15_conv1x12" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_load_unnamed_conv1x15_conv1x1338:thei_load_unnamed_conv1x15_conv1x1|readdata_reg_unnamed_conv1x15_conv1x12:thereaddata_reg_unnamed_conv1x15_conv1x12" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x15_conv1x1338.vhd Line: 221
Info (12128): Elaborating entity "i_load_unnamed_conv1x16_conv1x1342" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_load_unnamed_conv1x16_conv1x1342:thei_load_unnamed_conv1x16_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4_stall_region.vhd Line: 2818
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x16_conv1x13" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|bb_conv1x1_B4_stall_region:thebb_conv1x1_B4_stall_region|i_load_unnamed_conv1x16_conv1x1342:thei_load_unnamed_conv1x16_conv1x1|readdata_reg_unnamed_conv1x16_conv1x13:thereaddata_reg_unnamed_conv1x16_conv1x13" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x16_conv1x1342.vhd Line: 221
Info (12128): Elaborating entity "conv1x1_B4_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4:thebb_conv1x1_B4|conv1x1_B4_branch:theconv1x1_B4_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B4.vhd Line: 523
Info (12128): Elaborating entity "bb_conv1x1_B6_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6_sr_0:thebb_conv1x1_B6_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2481
Info (12128): Elaborating entity "bb_conv1x1_B6" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2528
Info (12128): Elaborating entity "conv1x1_B6_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|conv1x1_B6_merge:theconv1x1_B6_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6.vhd Line: 417
Info (12128): Elaborating entity "bb_conv1x1_B6_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6.vhd Line: 484
Info (12128): Elaborating entity "conv1x1_B6_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|conv1x1_B6_merge_reg:theconv1x1_B6_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 1175
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer76_conv1x1370" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_syncbuf_input_channels_sync_buffer76_conv1x1370:thei_syncbuf_input_channels_sync_buffer76_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 1264
Info (12128): Elaborating entity "i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 1671
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389:thei_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1.vhd Line: 119
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_multBlA0Z16oe0cp36cd0oq3cdj6z" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389:thei_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_multBlA0Z16oe0cp36cd0oq3cdj6z:thei_mul34_2_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_2_conv1x1_c1_eA0Zer231_conv1x1389.vhd Line: 126
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_addBloA0Zcp36cd0oq3cd06oq3cz0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389:thei_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_2_conv1x1_c1_enter231_conv1x1389_addBloA0Zcp36cd0oq3cd06oq3cz0:thei_add35_2_a_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_2_conv1x1_c1_eA0Zer231_conv1x1389.vhd Line: 284
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391:thei_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1.vhd Line: 138
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1474_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391:thei_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1474_data_fifo:thei_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1474_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zit237_conv1x1391.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1:thei_sfc_c1_for_body12_2_conv1x1_c1_enter231_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1391:thei_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_aunroll_x|i_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_full_detector:thei_acl_sfc_exit_c1_for_body12_2_conv1x1_c1_exit237_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_2_conv1x1_cA0Zit237_conv1x1391.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 2367
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372:thei_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1.vhd Line: 121
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer86_conv1x1374" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372:thei_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372_aunroll_x|i_syncbuf_input_size_sync_buffer86_conv1x1374:thei_syncbuf_input_size_sync_buffer86_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_eA0Zer220_conv1x1372.vhd Line: 597
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer87_conv1x1376" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372:thei_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372_aunroll_x|i_syncbuf_input_size_sync_buffer87_conv1x1376:thei_syncbuf_input_size_sync_buffer87_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_eA0Zer220_conv1x1372.vhd Line: 805
Info (12128): Elaborating entity "i_syncbuf_input_im_sync_buffer65_conv1x1378" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372:thei_sfc_logic_c0_for_body12_2_conv1x1_c0_enter220_conv1x1372_aunroll_x|i_syncbuf_input_im_sync_buffer65_conv1x1378:thei_syncbuf_input_im_sync_buffer65_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_2_conv1x1_c0_eA0Zer220_conv1x1372.vhd Line: 1066
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381:thei_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1.vhd Line: 141
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1472_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381:thei_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1472_data_fifo:thei_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1472_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zit225_conv1x1381.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1:thei_sfc_c0_for_body12_2_conv1x1_c0_enter220_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1381:thei_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_body12_2_conv1x1_c0_exit225_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_2_conv1x1_cA0Zit225_conv1x1381.vhd Line: 133
Info (12128): Elaborating entity "i_syncbuf_filter_weight_sync_buffer68_conv1x1368" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_syncbuf_filter_weight_sync_buffer68_conv1x1368:thei_syncbuf_filter_weight_sync_buffer68_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 2410
Info (12128): Elaborating entity "i_load_unnamed_conv1x19_conv1x1382" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_load_unnamed_conv1x19_conv1x1382:thei_load_unnamed_conv1x19_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 2704
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x19_conv1x14" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_load_unnamed_conv1x19_conv1x1382:thei_load_unnamed_conv1x19_conv1x1|readdata_reg_unnamed_conv1x19_conv1x14:thereaddata_reg_unnamed_conv1x19_conv1x14" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x19_conv1x1382.vhd Line: 221
Info (12128): Elaborating entity "i_load_unnamed_conv1x110_conv1x1386" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_load_unnamed_conv1x110_conv1x1386:thei_load_unnamed_conv1x110_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6_stall_region.vhd Line: 2950
Info (12128): Elaborating entity "readdata_reg_unnamed_conv1x110_conv1x15" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|bb_conv1x1_B6_stall_region:thebb_conv1x1_B6_stall_region|i_load_unnamed_conv1x110_conv1x1386:thei_load_unnamed_conv1x110_conv1x1|readdata_reg_unnamed_conv1x110_conv1x15:thereaddata_reg_unnamed_conv1x110_conv1x15" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_conv1x110_conv1x1386.vhd Line: 221
Info (12128): Elaborating entity "conv1x1_B6_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6:thebb_conv1x1_B6|conv1x1_B6_branch:theconv1x1_B6_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B6.vhd Line: 559
Info (12128): Elaborating entity "bb_conv1x1_B6_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B6_sr_1:thebb_conv1x1_B6_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2634
Info (12128): Elaborating entity "loop_limiter_conv1x12" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x12:theloop_limiter_conv1x12" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2681
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x12:theloop_limiter_conv1x12|acl_loop_limiter:thelimiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x12.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_conv1x1_B5" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2694
Info (12128): Elaborating entity "conv1x1_B5_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|conv1x1_B5_merge:theconv1x1_B5_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5.vhd Line: 301
Info (12128): Elaborating entity "bb_conv1x1_B5_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5.vhd Line: 336
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 745
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "11"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_73d1.tdf
    Info (12023): Found entity 1: scfifo_73d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_73d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_73d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_73d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_16a1.tdf
    Info (12023): Found entity 1: a_dpfifo_16a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_16a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_16a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_73d1:auto_generated|a_dpfifo_16a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_73d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_3l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist9_stall_entry_o9_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_73d1:auto_generated|a_dpfifo_16a1:dpfifo|cmpr_3l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_16a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 795
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "39"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_e5d1.tdf
    Info (12023): Found entity 1: scfifo_e5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_e5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_e5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_88a1.tdf
    Info (12023): Found entity 1: a_dpfifo_88a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_88a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_88a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated|a_dpfifo_88a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_e5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist18_stall_entry_o15_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_e5d1:auto_generated|a_dpfifo_88a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_88a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 822
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "49"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i5d1.tdf
    Info (12023): Found entity 1: scfifo_i5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_i5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_c8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_c8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_c8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i5d1:auto_generated|a_dpfifo_c8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist15_stall_entry_o13_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i5d1:auto_generated|a_dpfifo_c8a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 849
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "49"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k3d1.tdf
    Info (12023): Found entity 1: scfifo_k3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_e6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_e6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k3d1:auto_generated|a_dpfifo_e6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdn1.tdf
    Info (12023): Found entity 1: altsyncram_vdn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_vdn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vdn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist6_stall_entry_o8_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k3d1:auto_generated|a_dpfifo_e6a1:dpfifo|altsyncram_vdn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e6a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 903
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "49"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j5d1.tdf
    Info (12023): Found entity 1: scfifo_j5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_j5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_d8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j5d1:auto_generated|a_dpfifo_d8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhn1.tdf
    Info (12023): Found entity 1: altsyncram_hhn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_hhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hhn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist3_stall_entry_o5_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j5d1:auto_generated|a_dpfifo_d8a1:dpfifo|altsyncram_hhn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_d8a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 942
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "48"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k5d1.tdf
    Info (12023): Found entity 1: scfifo_k5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_e8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_e8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k5d1:auto_generated|a_dpfifo_e8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist14_stall_entry_o12_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_k5d1:auto_generated|a_dpfifo_e8a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_e8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1050
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "47"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l5d1.tdf
    Info (12023): Found entity 1: scfifo_l5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_f8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l5d1:auto_generated|a_dpfifo_f8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist11_stall_entry_o10_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l5d1:auto_generated|a_dpfifo_f8a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_f8a1.tdf Line: 55
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer70_conv1x1348" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_syncbuf_output_im_sync_buffer70_conv1x1348:thei_syncbuf_output_im_sync_buffer70_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1214
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1345
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "39"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j3d1.tdf
    Info (12023): Found entity 1: scfifo_j3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_j3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_d6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist16_stall_entry_o14_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j3d1:auto_generated|a_dpfifo_d6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j3d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1384
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "11"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r4d1.tdf
    Info (12023): Found entity 1: scfifo_r4d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r4d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r4d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r4d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l7a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l7a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_l7a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_l7a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist19_stall_entry_o15_48_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r4d1:auto_generated|a_dpfifo_l7a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r4d1.tdf Line: 38
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_2_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1554
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1581
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1.vhd Line: 162
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer85_conv1x1361" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|i_syncbuf_input_size_sync_buffer85_conv1x1361:thei_syncbuf_input_size_sync_buffer85_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 310
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer93_conv1x1358" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|i_syncbuf_pad_sync_buffer93_conv1x1358:thei_syncbuf_pad_sync_buffer93_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 326
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer126_conv1x1356" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|i_syncbuf_stride_sync_buffer126_conv1x1356:thei_syncbuf_stride_sync_buffer126_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 362
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer131_conv1x1352" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|i_syncbuf_output_size_sync_buffer131_conv1x1352:thei_syncbuf_output_size_sync_buffer131_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 624
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|altera_syncram:redist3_i_inc41_113_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 700
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|altera_syncram:redist3_i_inc41_113_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 700
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|altera_syncram:redist3_i_inc41_113_conv1x1_vt_join_q_6_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_1_loopexit_conv1xA0Zer199_conv1x1350.vhd Line: 700
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf
    Info (12023): Found entity 1: altera_syncram_p914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_p914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_p914" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|altera_syncram:redist3_i_inc41_113_conv1x1_vt_join_q_6_mem_dmem|altera_syncram_p914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf
    Info (12023): Found entity 1: altsyncram_qmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_qmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350:thei_sfc_logic_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1350_aunroll_x|altera_syncram:redist3_i_inc41_113_conv1x1_vt_join_q_6_mem_dmem|altera_syncram_p914:auto_generated|altsyncram_qmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_p914.tdf Line: 37
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1.vhd Line: 195
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zit210_conv1x1364.vhd Line: 132
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Z1x1470_data_fifo.vhd Line: 162
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "160"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_i6d1.tdf
    Info (12023): Found entity 1: scfifo_i6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_i6d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_c9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_c9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_c9a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_i6d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1kn1.tdf
    Info (12023): Found entity 1: altsyncram_1kn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1kn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1470_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1471|acl_fifo:fifo|scfifo:scfifo_component|scfifo_i6d1:auto_generated|a_dpfifo_c9a1:dpfifo|altsyncram_1kn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_c9a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1:thei_sfc_c0_for_end_1_loopexit_conv1x1_c0_enter199_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1364:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_end_1_loopexit_conv1x1_c0_exit210_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_1_loopexit_conA0Zit210_conv1x1364.vhd Line: 178
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 1696
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "35"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_g3d1.tdf
    Info (12023): Found entity 1: scfifo_g3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_g3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_g3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_a6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_a6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_a6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g3d1:auto_generated|a_dpfifo_a6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_g3d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|acl_data_fifo:theredist8_stall_entry_o9_38_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_g3d1:auto_generated|a_dpfifo_a6a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_a6a1.tdf Line: 55
Info (12128): Elaborating entity "i_store_unnamed_conv1x17_conv1x1366" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5_stall_region.vhd Line: 2110
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_store_unnamed_conv1x17_conv1x1366.vhd Line: 258
Warning (10034): Output port "o_readdata" at lsu_top.v(224) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 224
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_write" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1134
Info (12128): Elaborating entity "lsu_bursting_write_internal" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1252
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1622): truncated value with size 6 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1622
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1640): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1640
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1642): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1642
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1654): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1654
Warning (10240): Verilog HDL Always Construct warning at lsu_bursting_load_stores.v(1612): inferring latch(es) for variable "ack_counter_neg", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1612
Info (12128): Elaborating entity "bursting_coalescer" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1455
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1799): truncated value with size 32 to match size of target (25) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1799
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1801): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1801
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1802): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1802
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1811): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1811
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1812): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1812
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1579
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 366
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o3d1.tdf
    Info (12023): Found entity 1: scfifo_o3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_o3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_i6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_i6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf
    Info (12023): Found entity 1: altsyncram_den1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_den1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_den1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_o3d1:auto_generated|a_dpfifo_i6a1:dpfifo|altsyncram_den1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i6a1.tdf Line: 46
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(135): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 135
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 160
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 222
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|bb_conv1x1_B5_stall_region:thebb_conv1x1_B5_stall_region|i_store_unnamed_conv1x17_conv1x1366:thei_store_unnamed_conv1x17_conv1x1|lsu_top:thei_store_unnamed_conv1x17_conv1x1367|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 172
Info (12128): Elaborating entity "conv1x1_B5_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5:thebb_conv1x1_B5|conv1x1_B5_branch:theconv1x1_B5_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B5.vhd Line: 393
Info (12128): Elaborating entity "bb_conv1x1_B5_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B5_sr_0:thebb_conv1x1_B5_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2754
Info (12128): Elaborating entity "bb_conv1x1_B4_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B4_sr_1:thebb_conv1x1_B4_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2789
Info (12128): Elaborating entity "loop_limiter_conv1x13" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x13:theloop_limiter_conv1x13" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2832
Info (12128): Elaborating entity "bb_conv1x1_B3" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2845
Info (12128): Elaborating entity "conv1x1_B3_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|conv1x1_B3_merge:theconv1x1_B3_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3.vhd Line: 275
Info (12128): Elaborating entity "bb_conv1x1_B3_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3.vhd Line: 304
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 788
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "55"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h3d1.tdf
    Info (12023): Found entity 1: scfifo_h3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_b6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_b6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_b6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_b6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h3d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist8_stall_entry_o11_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_b6a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 815
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "55"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_m5d1.tdf
    Info (12023): Found entity 1: scfifo_m5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_m5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_g8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_g8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_g8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist7_stall_entry_o10_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_m5d1:auto_generated|a_dpfifo_g8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_m5d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 1596
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "9"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n3d1.tdf
    Info (12023): Found entity 1: scfifo_n3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_h6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_h6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist3_stall_entry_o8_8_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n3d1:auto_generated|a_dpfifo_h6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n3d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 1677
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "55"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n5d1.tdf
    Info (12023): Found entity 1: scfifo_n5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_h8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_h8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_h8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist0_stall_entry_o4_54_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_n5d1:auto_generated|a_dpfifo_h8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_n5d1.tdf Line: 38
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer_conv1x1301" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_syncbuf_output_im_sync_buffer_conv1x1301:thei_syncbuf_output_im_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 1724
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 1752
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 1855
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "45"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l3d1.tdf
    Info (12023): Found entity 1: scfifo_l3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_f6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|acl_data_fifo:theredist17_i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x_out_c0_exit167_8_44_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l3d1:auto_generated|a_dpfifo_f6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_l3d1.tdf Line: 38
Info (12128): Elaborating entity "i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 2138
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1.vhd Line: 178
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer82_conv1x1317" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|i_syncbuf_input_size_sync_buffer82_conv1x1317:thei_syncbuf_input_size_sync_buffer82_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 356
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer92_conv1x1314" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|i_syncbuf_pad_sync_buffer92_conv1x1314:thei_syncbuf_pad_sync_buffer92_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 372
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer125_conv1x1312" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|i_syncbuf_stride_sync_buffer125_conv1x1312:thei_syncbuf_stride_sync_buffer125_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 403
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer130_conv1x1308" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|i_syncbuf_output_size_sync_buffer130_conv1x1308:thei_syncbuf_output_size_sync_buffer130_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 660
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|altera_syncram:redist3_i_inc4112_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 736
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|altera_syncram:redist3_i_inc4112_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 736
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|altera_syncram:redist3_i_inc4112_conv1x1_vt_join_q_6_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 736
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer78_conv1x1305" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303:thei_sfc_logic_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1303_aunroll_x|i_syncbuf_input_channels_sync_buffer78_conv1x1305:thei_syncbuf_input_channels_sync_buffer78_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_loopexit_conv1x1_A0Zer158_conv1x1303.vhd Line: 924
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320:thei_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1.vhd Line: 216
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1464_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320:thei_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1464_data_fifo:thei_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1464_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zit167_conv1x1320.vhd Line: 144
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1:thei_sfc_c0_for_end_loopexit_conv1x1_c0_enter158_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1320:thei_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_end_loopexit_conv1x1_c0_exit167_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_loopexit_conv1A0Zit167_conv1x1320.vhd Line: 196
Info (12128): Elaborating entity "i_store_unnamed_conv1x13_conv1x1322" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|bb_conv1x1_B3_stall_region:thebb_conv1x1_B3_stall_region|i_store_unnamed_conv1x13_conv1x1322:thei_store_unnamed_conv1x13_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3_stall_region.vhd Line: 2327
Info (12128): Elaborating entity "conv1x1_B3_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3:thebb_conv1x1_B3|conv1x1_B3_branch:theconv1x1_B3_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B3.vhd Line: 357
Info (12128): Elaborating entity "bb_conv1x1_B3_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B3_sr_0:thebb_conv1x1_B3_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2900
Info (12128): Elaborating entity "bb_conv1x1_B2_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B2_sr_1:thebb_conv1x1_B2_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2929
Info (12128): Elaborating entity "loop_limiter_conv1x14" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x14:theloop_limiter_conv1x14" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2966
Info (12128): Elaborating entity "loop_limiter_conv1x10" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x10:theloop_limiter_conv1x10" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2979
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x10:theloop_limiter_conv1x10|acl_loop_limiter:thelimiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_conv1x10.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (10) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_conv1x1_B0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 2992
Info (12128): Elaborating entity "conv1x1_B0_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|conv1x1_B0_merge:theconv1x1_B0_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0.vhd Line: 151
Info (12128): Elaborating entity "bb_conv1x1_B0_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0.vhd Line: 166
Info (12128): Elaborating entity "conv1x1_B0_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|conv1x1_B0_merge_reg:theconv1x1_B0_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 278
Info (12128): Elaborating entity "i_sfc_c0_entry_conv1x1_c0_enter_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 562
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10:thei_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv1x1_c0_enter_conv1x1.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer73_conv1x12" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10:thei_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10_aunroll_x|i_syncbuf_input_channels_sync_buffer73_conv1x12:thei_syncbuf_input_channels_sync_buffer73_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_conv1x1_c0_enter_conv1x10.vhd Line: 169
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_conv1x1_c0_enter_conv1x1.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Z1x1450_data_fifo.vhd Line: 118
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "128"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o5d1.tdf
    Info (12023): Found entity 1: scfifo_o5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_i8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_i8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_i8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_o5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahn1.tdf
    Info (12023): Found entity 1: altsyncram_ahn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ahn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ahn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo|altsyncram_ahn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf
    Info (12023): Found entity 1: cmpr_2l8 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cmpr_2l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo|cmpr_2l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_2l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo|cmpr_2l8:three_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 56
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo|cntr_fgb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/cntr_sg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1450_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1451|acl_fifo:fifo|scfifo:scfifo_component|scfifo_o5d1:auto_generated|a_dpfifo_i8a1:dpfifo|cntr_sg7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_i8a1.tdf Line: 58
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14.vhd Line: 133
Info (12128): Elaborating entity "acl_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c0_entry_conv1x1_c0_enter_conv1x1:thei_sfc_c0_entry_conv1x1_c0_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x14:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_entry_conv1x1_c0_exit_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_conv1x1_c0_exit_A0Zx1_full_detector.vhd Line: 99
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 144
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 155
Warning (10230): Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_full_detector.v Line: 157
Info (12128): Elaborating entity "i_sfc_c1_entry_conv1x1_c1_enter_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 582
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x|i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15:thei_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv1x1_c1_enter_conv1x1.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer128_conv1x17" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x|i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15:thei_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15_aunroll_x|i_syncbuf_output_size_sync_buffer128_conv1x17:thei_syncbuf_output_size_sync_buffer128_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_conv1x1_c1_enter_conv1x15.vhd Line: 255
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19:thei_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_conv1x1_c1_enter_conv1x1.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1452_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19:thei_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1452_data_fifo:thei_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1452_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c1_entry_conv1x1_c1_enter_conv1x1:thei_sfc_c1_entry_conv1x1_c1_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19:thei_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_full_detector:thei_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_conv1x1_c1_exit_conv1x19.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c2_entry_conv1x1_c2_enter_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 626
Info (12128): Elaborating entity "i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110:thei_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_conv1x1_c2_enter_conv1x1.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer129_conv1x112" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110:thei_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110_aunroll_x|i_syncbuf_output_size_sync_buffer129_conv1x112:thei_syncbuf_output_size_sync_buffer129_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_conv1x1_c2_enter_conv1x110.vhd Line: 168
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_conv1x1_c2_enter_conv1x1.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114.vhd Line: 102
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_A0Z1x1454_data_fifo.vhd Line: 118
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q3d1.tdf
    Info (12023): Found entity 1: scfifo_q3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q3d1:auto_generated|a_dpfifo_k6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q3d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7en1.tdf
    Info (12023): Found entity 1: altsyncram_7en1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_7en1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7en1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1454_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1455|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q3d1:auto_generated|a_dpfifo_k6a1:dpfifo|altsyncram_7en1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k6a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c2_entry_conv1x1_c2_enter_conv1x1:thei_sfc_c2_entry_conv1x1_c2_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_full_detector:thei_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_conv1x1_c2_exit_conv1x114.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c3_entry_conv1x1_c3_enter_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0_stall_region.vhd Line: 647
Info (12128): Elaborating entity "i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115:thei_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c3_entry_conv1x1_c3_enter_conv1x1.vhd Line: 126
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer_conv1x122" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115:thei_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115_aunroll_x|i_syncbuf_input_size_sync_buffer_conv1x122:thei_syncbuf_input_size_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd Line: 233
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer91_conv1x119" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115:thei_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115_aunroll_x|i_syncbuf_pad_sync_buffer91_conv1x119:thei_syncbuf_pad_sync_buffer91_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd Line: 249
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer124_conv1x117" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115:thei_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115_aunroll_x|i_syncbuf_stride_sync_buffer124_conv1x117:thei_syncbuf_stride_sync_buffer124_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c3_entry_conv1x1_c3_enter_conv1x115.vhd Line: 265
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c3_entry_conv1x1_c3_enter_conv1x1.vhd Line: 147
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125.vhd Line: 108
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_A0Z1x1456_data_fifo.vhd Line: 127
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "96"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p5d1.tdf
    Info (12023): Found entity 1: scfifo_p5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_p5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_j8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_j8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_j8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p5d1:auto_generated|a_dpfifo_j8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_p5d1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihn1.tdf
    Info (12023): Found entity 1: altsyncram_ihn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_ihn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ihn1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1456_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1457|acl_fifo:fifo|scfifo:scfifo_component|scfifo_p5d1:auto_generated|a_dpfifo_j8a1:dpfifo|altsyncram_ihn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_j8a1.tdf Line: 46
Info (12128): Elaborating entity "i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|bb_conv1x1_B0_stall_region:thebb_conv1x1_B0_stall_region|i_sfc_c3_entry_conv1x1_c3_enter_conv1x1:thei_sfc_c3_entry_conv1x1_c3_enter_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_aunroll_x|i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_full_detector:thei_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c3_entry_conv1x1_c3_exit_conv1x125.vhd Line: 142
Info (12128): Elaborating entity "conv1x1_B0_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B0:thebb_conv1x1_B0|conv1x1_B0_branch:theconv1x1_B0_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B0.vhd Line: 189
Info (12128): Elaborating entity "bb_conv1x1_B1_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1_sr_1:thebb_conv1x1_B1_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3018
Info (12128): Elaborating entity "bb_conv1x1_B1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3041
Info (12128): Elaborating entity "conv1x1_B1_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|conv1x1_B1_merge:theconv1x1_B1_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1.vhd Line: 224
Info (12128): Elaborating entity "bb_conv1x1_B1_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1.vhd Line: 255
Info (12128): Elaborating entity "conv1x1_B1_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|conv1x1_B1_merge_reg:theconv1x1_B1_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 342
Info (12128): Elaborating entity "i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 453
Info (12128): Elaborating entity "i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_cond9_preheader_conv1x1_c0_A0Zenter136_conv1x1.vhd Line: 153
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer_conv1x1273" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_output_size_sync_buffer_conv1x1273:thei_syncbuf_output_size_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 2672
Info (12128): Elaborating entity "i_syncbuf_input_channels_sync_buffer_conv1x1270" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_input_channels_sync_buffer_conv1x1270:thei_syncbuf_input_channels_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 2701
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer79_conv1x1267" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_input_size_sync_buffer79_conv1x1267:thei_syncbuf_input_size_sync_buffer79_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 2730
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer_conv1x1264" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_pad_sync_buffer_conv1x1264:thei_syncbuf_pad_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 2746
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer_conv1x1260" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer_conv1x1260:thei_syncbuf_stride_sync_buffer_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 2809
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist50_sync_in_aunroll_x_in_c0_eni2_1_13_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3015
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist50_sync_in_aunroll_x_in_c0_eni2_1_13_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3015
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist50_sync_in_aunroll_x_in_c0_eni2_1_13_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3015
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "11"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "11"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_lc14.tdf
    Info (12023): Found entity 1: altera_syncram_lc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_lc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_lc14" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist50_sync_in_aunroll_x_in_c0_eni2_1_13_mem_dmem|altera_syncram_lc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpb4.tdf
    Info (12023): Found entity 1: altsyncram_mpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_mpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mpb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist50_sync_in_aunroll_x_in_c0_eni2_1_13_mem_dmem|altera_syncram_lc14:auto_generated|altsyncram_mpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_lc14.tdf Line: 37
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist51_sync_in_aunroll_x_in_c0_eni2_1_21_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3079
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist51_sync_in_aunroll_x_in_c0_eni2_1_21_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3079
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist51_sync_in_aunroll_x_in_c0_eni2_1_21_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3079
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "5"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "5"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_q914.tdf
    Info (12023): Found entity 1: altera_syncram_q914 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_q914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_q914" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist51_sync_in_aunroll_x_in_c0_eni2_1_21_mem_dmem|altera_syncram_q914:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmb4.tdf
    Info (12023): Found entity 1: altsyncram_rmb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_rmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rmb4" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist51_sync_in_aunroll_x_in_c0_eni2_1_21_mem_dmem|altera_syncram_q914:auto_generated|altsyncram_rmb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_q914.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer95_conv1x1256" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer95_conv1x1256:thei_syncbuf_stride_sync_buffer95_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3173
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer96_conv1x1248" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer96_conv1x1248:thei_syncbuf_stride_sync_buffer96_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3406
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer97_conv1x1240" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer97_conv1x1240:thei_syncbuf_stride_sync_buffer97_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3632
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer98_conv1x1232" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer98_conv1x1232:thei_syncbuf_stride_sync_buffer98_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 3857
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer99_conv1x1224" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer99_conv1x1224:thei_syncbuf_stride_sync_buffer99_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4083
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer100_conv1x1216" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer100_conv1x1216:thei_syncbuf_stride_sync_buffer100_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4301
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer101_conv1x1208" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer101_conv1x1208:thei_syncbuf_stride_sync_buffer101_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4512
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer102_conv1x1200" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer102_conv1x1200:thei_syncbuf_stride_sync_buffer102_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4726
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist0_leftShiftStage0_uid1195_i_unnamed_conv1x1141_shift_x_q_4_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4818
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist0_leftShiftStage0_uid1195_i_unnamed_conv1x1141_shift_x_q_4_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4818
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist0_leftShiftStage0_uid1195_i_unnamed_conv1x1141_shift_x_q_4_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 4818
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist26_i_unnamed_conv1x1202_vt_select_31_b_4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5018
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer103_conv1x1192" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer103_conv1x1192:thei_syncbuf_stride_sync_buffer103_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5054
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist27_i_unnamed_conv1x1194_vt_select_31_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5236
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer104_conv1x1184" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer104_conv1x1184:thei_syncbuf_stride_sync_buffer104_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5272
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist28_i_unnamed_conv1x1186_vt_select_31_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5454
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer105_conv1x1176" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer105_conv1x1176:thei_syncbuf_stride_sync_buffer105_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5483
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer106_conv1x1168" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer106_conv1x1168:thei_syncbuf_stride_sync_buffer106_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5690
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist30_i_unnamed_conv1x1170_vt_select_31_b_4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5872
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer107_conv1x1160" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer107_conv1x1160:thei_syncbuf_stride_sync_buffer107_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 5906
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer108_conv1x1152" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer108_conv1x1152:thei_syncbuf_stride_sync_buffer108_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6106
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist32_i_unnamed_conv1x1154_vt_select_31_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6277
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer109_conv1x1144" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer109_conv1x1144:thei_syncbuf_stride_sync_buffer109_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6299
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer110_conv1x1136" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer110_conv1x1136:thei_syncbuf_stride_sync_buffer110_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6499
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist1_leftShiftStage0_uid890_i_unnamed_conv1x1101_shift_x_q_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6602
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist1_leftShiftStage0_uid890_i_unnamed_conv1x1101_shift_x_q_5_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6602
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|altera_syncram:redist1_leftShiftStage0_uid890_i_unnamed_conv1x1101_shift_x_q_5_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6602
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist35_i_unnamed_conv1x1132_vt_select_31_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6670
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer111_conv1x1128" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer111_conv1x1128:thei_syncbuf_stride_sync_buffer111_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 6865
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer112_conv1x1120" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer112_conv1x1120:thei_syncbuf_stride_sync_buffer112_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7082
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer113_conv1x1112" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer113_conv1x1112:thei_syncbuf_stride_sync_buffer113_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7292
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer114_conv1x1104" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer114_conv1x1104:thei_syncbuf_stride_sync_buffer114_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7493
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist42_i_unnamed_conv1x1100_vt_select_31_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7526
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer115_conv1x196" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer115_conv1x196:thei_syncbuf_stride_sync_buffer115_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7703
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer116_conv1x188" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer116_conv1x188:thei_syncbuf_stride_sync_buffer116_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 7902
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer117_conv1x180" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer117_conv1x180:thei_syncbuf_stride_sync_buffer117_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8094
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer118_conv1x172" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer118_conv1x172:thei_syncbuf_stride_sync_buffer118_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8284
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer119_conv1x164" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer119_conv1x164:thei_syncbuf_stride_sync_buffer119_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8494
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist11_i_unnamed_conv1x160_vt_select_31_b_3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8527
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer120_conv1x156" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer120_conv1x156:thei_syncbuf_stride_sync_buffer120_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8693
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|dspba_delay:redist13_i_unnamed_conv1x152_vt_select_31_b_2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8726
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer121_conv1x148" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer121_conv1x148:thei_syncbuf_stride_sync_buffer121_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 8885
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer122_conv1x140" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer122_conv1x140:thei_syncbuf_stride_sync_buffer122_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 9073
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer123_conv1x132" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126:thei_sfc_logic_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x126_aunroll_x|i_syncbuf_stride_sync_buffer123_conv1x132:thei_syncbuf_stride_sync_buffer123_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_cond9_preheader_conv1A0Zter136_conv1x126.vhd Line: 9260
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276:thei_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_cond9_preheader_conv1x1_c0_A0Zenter136_conv1x1.vhd Line: 183
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1458_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276:thei_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1458_data_fifo:thei_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1458_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zit139_conv1x1276.vhd Line: 126
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|i_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1:thei_sfc_c0_for_cond9_preheader_conv1x1_c0_enter136_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1276:thei_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_cond9_preheader_conv1x1_c0_exit139_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_cond9_preheader_coA0Zit139_conv1x1276.vhd Line: 169
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 484
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "37"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q5d1.tdf
    Info (12023): Found entity 1: scfifo_q5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_q5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_k8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q5d1:auto_generated|a_dpfifo_k8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_q5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist0_conv1x1_B1_merge_reg_aunroll_x_out_data_out_0_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_q5d1:auto_generated|a_dpfifo_k8a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_k8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 511
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "37"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r5d1.tdf
    Info (12023): Found entity 1: scfifo_r5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_l8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_l8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist1_conv1x1_B1_merge_reg_aunroll_x_out_data_out_1_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r5d1:auto_generated|a_dpfifo_l8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r5d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1_stall_region.vhd Line: 619
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "37"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r3d1.tdf
    Info (12023): Found entity 1: scfifo_r3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_l6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_l6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_l6a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|bb_conv1x1_B1_stall_region:thebb_conv1x1_B1_stall_region|acl_data_fifo:theredist5_conv1x1_B1_merge_reg_aunroll_x_out_data_out_5_36_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_r3d1:auto_generated|a_dpfifo_l6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r3d1.tdf Line: 38
Info (12128): Elaborating entity "conv1x1_B1_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1:thebb_conv1x1_B1|conv1x1_B1_branch:theconv1x1_B1_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B1.vhd Line: 288
Info (12128): Elaborating entity "bb_conv1x1_B1_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B1_sr_0:thebb_conv1x1_B1_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3085
Info (12128): Elaborating entity "bb_conv1x1_B9" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3108
Info (12128): Elaborating entity "conv1x1_B9_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|conv1x1_B9_merge:theconv1x1_B9_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9.vhd Line: 256
Info (12128): Elaborating entity "bb_conv1x1_B9_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9.vhd Line: 295
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 531
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "50"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c3d1.tdf
    Info (12023): Found entity 1: scfifo_c3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_c3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_c3d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_66a1.tdf
    Info (12023): Found entity 1: a_dpfifo_66a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_66a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_66a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_c3d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_5l8" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist8_stall_entry_o16_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_c3d1:auto_generated|a_dpfifo_66a1:dpfifo|cmpr_5l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_66a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 558
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "50"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s5d1.tdf
    Info (12023): Found entity 1: scfifo_s5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist7_stall_entry_o15_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s5d1:auto_generated|a_dpfifo_m8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s5d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 585
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "50"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t5d1.tdf
    Info (12023): Found entity 1: scfifo_t5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_t5d1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_n8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_n8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_n8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_n8a1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|acl_data_fifo:theredist1_stall_entry_o6_49_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t5d1:auto_generated|a_dpfifo_n8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_t5d1.tdf Line: 38
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer72_conv1x1436" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_syncbuf_output_im_sync_buffer72_conv1x1436:thei_syncbuf_output_im_sync_buffer72_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 1015
Info (12128): Elaborating entity "i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 1238
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438:thei_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_3_loopexit_loopexit_conA0Zenter285_conv1x1.vhd Line: 143
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer134_conv1x1440" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438:thei_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438_aunroll_x|i_syncbuf_output_size_sync_buffer134_conv1x1440:thei_syncbuf_output_size_sync_buffer134_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_3_loopexit_loopexA0Zer285_conv1x1438.vhd Line: 176
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer133_conv1x1443" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438:thei_sfc_logic_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1438_aunroll_x|i_syncbuf_output_size_sync_buffer133_conv1x1443:thei_syncbuf_output_size_sync_buffer133_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_3_loopexit_loopexA0Zer285_conv1x1438.vhd Line: 229
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446:thei_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_3_loopexit_loopexit_conA0Zenter285_conv1x1.vhd Line: 171
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1482_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446:thei_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1482_data_fifo:thei_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1482_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zit293_conv1x1446.vhd Line: 114
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1:thei_sfc_c0_for_end_3_loopexit_loopexit_conv1x1_c0_enter285_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1446:thei_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_end_3_loopexit_loopexit_conv1x1_c0_exit293_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_3_loopexit_looA0Zit293_conv1x1446.vhd Line: 151
Info (12128): Elaborating entity "i_store_unnamed_conv1x115_conv1x1448" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|bb_conv1x1_B9_stall_region:thebb_conv1x1_B9_stall_region|i_store_unnamed_conv1x115_conv1x1448:thei_store_unnamed_conv1x115_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9_stall_region.vhd Line: 1427
Info (12128): Elaborating entity "conv1x1_B9_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9:thebb_conv1x1_B9|conv1x1_B9_branch:theconv1x1_B9_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B9.vhd Line: 342
Info (12128): Elaborating entity "bb_conv1x1_B9_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B9_sr_0:thebb_conv1x1_B9_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3162
Info (12128): Elaborating entity "bb_conv1x1_B8_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B8_sr_1:thebb_conv1x1_B8_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3201
Info (12128): Elaborating entity "loop_limiter_conv1x11" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|loop_limiter_conv1x11:theloop_limiter_conv1x11" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3250
Info (12128): Elaborating entity "bb_conv1x1_B7_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7_sr_0:thebb_conv1x1_B7_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3263
Info (12128): Elaborating entity "bb_conv1x1_B7" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/conv1x1_function.vhd Line: 3302
Info (12128): Elaborating entity "conv1x1_B7_merge" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|conv1x1_B7_merge:theconv1x1_B7_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7.vhd Line: 317
Info (12128): Elaborating entity "bb_conv1x1_B7_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7.vhd Line: 356
Info (12128): Elaborating entity "i_syncbuf_output_im_sync_buffer71_conv1x1392" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_syncbuf_output_im_sync_buffer71_conv1x1392:thei_syncbuf_output_im_sync_buffer71_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_stall_region.vhd Line: 1310
Info (12128): Elaborating entity "i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_stall_region.vhd Line: 1690
Info (12128): Elaborating entity "i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1.vhd Line: 155
Info (12128): Elaborating entity "i_syncbuf_input_size_sync_buffer88_conv1x1405" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|i_syncbuf_input_size_sync_buffer88_conv1x1405:thei_syncbuf_input_size_sync_buffer88_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 309
Info (12128): Elaborating entity "i_syncbuf_pad_sync_buffer94_conv1x1402" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|i_syncbuf_pad_sync_buffer94_conv1x1402:thei_syncbuf_pad_sync_buffer94_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 325
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer127_conv1x1400" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|i_syncbuf_stride_sync_buffer127_conv1x1400:thei_syncbuf_stride_sync_buffer127_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 363
Info (12128): Elaborating entity "i_syncbuf_output_size_sync_buffer132_conv1x1396" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|i_syncbuf_output_size_sync_buffer132_conv1x1396:thei_syncbuf_output_size_sync_buffer132_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 617
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|altera_syncram:redist3_i_inc41_214_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 693
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|altera_syncram:redist3_i_inc41_214_conv1x1_vt_join_q_6_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 693
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394:thei_sfc_logic_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1394_aunroll_x|altera_syncram:redist3_i_inc41_214_conv1x1_vt_join_q_6_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_end_2_loopexit_conv1xA0Zer243_conv1x1394.vhd Line: 693
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408:thei_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1.vhd Line: 186
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1476_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408:thei_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1476_data_fifo:thei_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1476_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zit253_conv1x1408.vhd Line: 126
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1:thei_sfc_c0_for_end_2_loopexit_conv1x1_c0_enter243_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1408:thei_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_aunroll_x|i_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_full_detector:thei_acl_sfc_exit_c0_for_end_2_loopexit_conv1x1_c0_exit253_conv1x1_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_end_2_loopexit_conA0Zit253_conv1x1408.vhd Line: 169
Info (12128): Elaborating entity "i_store_unnamed_conv1x111_conv1x1410" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|bb_conv1x1_B7_stall_region:thebb_conv1x1_B7_stall_region|i_store_unnamed_conv1x111_conv1x1410:thei_store_unnamed_conv1x111_conv1x1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7_stall_region.vhd Line: 2220
Info (12128): Elaborating entity "conv1x1_B7_branch" for hierarchy "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|conv1x1_top_wrapper_0:conv1x1_inst_0|conv1x1_function_wrapper:kernel|conv1x1_function:theconv1x1_function|bb_conv1x1_B7:thebb_conv1x1_B7|conv1x1_B7_branch:theconv1x1_B7_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_conv1x1_B7.vhd Line: 416
Info (12128): Elaborating entity "pool_std_ic_partition_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at darknet_system.v(1735): object "pool_finish_chain" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1735
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pool_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pool_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pool_group_id" into its bus
Info (12128): Elaborating entity "pool_function_cra_slave" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_function_cra_slave:pool_cra_slave_inst" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1854
Info (12128): Elaborating entity "pool_top_wrapper_0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 1933
Info (12128): Elaborating entity "pool_function_wrapper" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 3553
Info (12128): Elaborating entity "pool_function" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function_wrapper.vhd Line: 251
Info (12128): Elaborating entity "bb_pool_B2_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2_sr_0:thebb_pool_B2_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 708
Info (12128): Elaborating entity "bb_pool_B2" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 749
Info (12128): Elaborating entity "pool_B2_merge" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|pool_B2_merge:thepool_B2_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2.vhd Line: 353
Info (12128): Elaborating entity "bb_pool_B2_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2.vhd Line: 411
Info (12128): Elaborating entity "pool_B2_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|pool_B2_merge_reg:thepool_B2_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 861
Info (12128): Elaborating entity "i_load_unnamed_pool3_pool53" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_load_unnamed_pool3_pool53:thei_load_unnamed_pool3_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 993
Info (12128): Elaborating entity "readdata_reg_unnamed_pool3_pool0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_load_unnamed_pool3_pool53:thei_load_unnamed_pool3_pool|readdata_reg_unnamed_pool3_pool0:thereaddata_reg_unnamed_pool3_pool0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_pool3_pool53.vhd Line: 220
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_load_unnamed_pool3_pool53:thei_load_unnamed_pool3_pool|lsu_top:thei_load_unnamed_pool3_pool54" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_load_unnamed_pool3_pool53.vhd Line: 285
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(243) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 243
Info (12128): Elaborating entity "lsu_bursting_read" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_load_unnamed_pool3_pool53:thei_load_unnamed_pool3_pool|lsu_top:thei_load_unnamed_pool3_pool54|lsu_bursting_read:bursting_read" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_top.v Line: 1027
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(108): object R_addr_next_hold used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10999): Verilog HDL warning at lsu_bursting_load_stores.v(110): can't infer memory for variable 'cache' with attribute '"M20K"'. File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 110
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(130): object shift used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(134): object R_consecutive used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10858): Verilog HDL warning at lsu_bursting_load_stores.v(143): object R_cache_addr used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10030): Net "R_addr_next_hold" at lsu_bursting_load_stores.v(108) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 108
Warning (10030): Net "shift" at lsu_bursting_load_stores.v(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 130
Warning (10030): Net "R_consecutive[0]" at lsu_bursting_load_stores.v(134) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 134
Warning (10030): Net "R_cache_addr" at lsu_bursting_load_stores.v(143) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 143
Warning (10034): Output port "o_active" at lsu_bursting_load_stores.v(84) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 84
Warning (10034): Output port "extra_unaligned_reqs" at lsu_bursting_load_stores.v(96) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 96
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1066
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "182"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_u5d1.tdf
    Info (12023): Found entity 1: scfifo_u5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_u5d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_o8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_o8a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u5d1:auto_generated|a_dpfifo_o8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_u5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist9_pool_B2_merge_reg_aunroll_x_out_data_out_8_181_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_u5d1:auto_generated|a_dpfifo_o8a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_o8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1093
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "46"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s3d1.tdf
    Info (12023): Found entity 1: scfifo_s3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s3d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_m6a1.tdf
    Info (12023): Found entity 1: a_dpfifo_m6a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_m6a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_m6a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist5_pool_B2_merge_reg_aunroll_x_out_data_out_5_45_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s3d1:auto_generated|a_dpfifo_m6a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_s3d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1216
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "203"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j6d1.tdf
    Info (12023): Found entity 1: scfifo_j6d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j6d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_j6d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j6d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d9a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d9a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_d9a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_d9a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j6d1:auto_generated|a_dpfifo_d9a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_j6d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist1_pool_B2_merge_reg_aunroll_x_out_data_out_2_202_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_j6d1:auto_generated|a_dpfifo_d9a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_d9a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1243
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "182"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a7d1.tdf
    Info (12023): Found entity 1: scfifo_a7d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_a7d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_a7d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a7d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_4aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_4aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_4aa1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist0_pool_B2_merge_reg_aunroll_x_out_data_out_1_181_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_a7d1:auto_generated|a_dpfifo_4aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_a7d1.tdf Line: 38
Info (12128): Elaborating entity "i_sfc_c0_for_body12_pool_c0_enter28_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1271
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_pool_c0_enter28_pool.vhd Line: 123
Info (12128): Elaborating entity "i_syncbuf_kernel_size_sync_buffer_pool41" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|i_syncbuf_kernel_size_sync_buffer_pool41:thei_syncbuf_kernel_size_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 1103
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC3_uid154_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 1998
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC3_uid154_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 1998
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC3_uid154_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 1998
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body12_pool_c0_enter2A3ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_tn64.tdf
    Info (12023): Found entity 1: altera_syncram_tn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_tn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_tn64" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC3_uid154_invTabGen_lutmem_dmem|altera_syncram_tn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9me4.tdf
    Info (12023): Found entity 1: altsyncram_9me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_9me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9me4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC3_uid154_invTabGen_lutmem_dmem|altera_syncram_tn64:auto_generated|altsyncram_9me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_tn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC2_uid151_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2079
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC2_uid151_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2079
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC2_uid151_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2079
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body12_pool_c0_enter2A2ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_pn64.tdf
    Info (12023): Found entity 1: altera_syncram_pn64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_pn64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_pn64" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC2_uid151_invTabGen_lutmem_dmem|altera_syncram_pn64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5me4.tdf
    Info (12023): Found entity 1: altsyncram_5me4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_5me4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5me4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC2_uid151_invTabGen_lutmem_dmem|altera_syncram_pn64:auto_generated|altsyncram_5me4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_pn64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC1_uid148_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2190
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC1_uid148_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2190
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC1_uid148_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2190
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body12_pool_c0_enter2A1ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_0o64.tdf
    Info (12023): Found entity 1: altera_syncram_0o64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_0o64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_0o64" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC1_uid148_invTabGen_lutmem_dmem|altera_syncram_0o64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cme4.tdf
    Info (12023): Found entity 1: altsyncram_cme4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_cme4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cme4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC1_uid148_invTabGen_lutmem_dmem|altera_syncram_0o64:auto_generated|altsyncram_cme4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_0o64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC0_uid145_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2477
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC0_uid145_invTabGen_lutmem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2477
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC0_uid145_invTabGen_lutmem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 2477
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "38"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "i_sfc_logic_c0_for_body12_pool_c0_enter2A0ZinvTabGen_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_1o64.tdf
    Info (12023): Found entity 1: altera_syncram_1o64 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1o64.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_1o64" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC0_uid145_invTabGen_lutmem_dmem|altera_syncram_1o64:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dme4.tdf
    Info (12023): Found entity 1: altsyncram_dme4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_dme4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dme4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:memoryC0_uid145_invTabGen_lutmem_dmem|altera_syncram_1o64:auto_generated|altsyncram_dme4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_1o64.tdf Line: 32
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist67_sync_in_aunroll_x_in_c0_eni3_2_35_split_0_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 3598
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist67_sync_in_aunroll_x_in_c0_eni3_2_35_split_0_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 3598
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist67_sync_in_aunroll_x_in_c0_eni3_2_35_split_0_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 3598
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "31"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "31"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_rc14.tdf
    Info (12023): Found entity 1: altera_syncram_rc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_rc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_rc14" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist67_sync_in_aunroll_x_in_c0_eni3_2_35_split_0_mem_dmem|altera_syncram_rc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spb4.tdf
    Info (12023): Found entity 1: altsyncram_spb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_spb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spb4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist67_sync_in_aunroll_x_in_c0_eni3_2_35_split_0_mem_dmem|altera_syncram_rc14:auto_generated|altsyncram_spb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_rc14.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_in_size_sync_buffer1_pool45" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|i_syncbuf_in_size_sync_buffer1_pool45:thei_syncbuf_in_size_sync_buffer1_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 3673
Info (12128): Elaborating entity "i_syncbuf_kernel_size_sync_buffer3_pool43" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|i_syncbuf_kernel_size_sync_buffer3_pool43:thei_syncbuf_kernel_size_sync_buffer3_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 3867
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist68_sync_in_aunroll_x_in_c0_eni3_3_33_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 4157
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist68_sync_in_aunroll_x_in_c0_eni3_3_33_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 4157
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist68_sync_in_aunroll_x_in_c0_eni3_3_33_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 4157
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_tc14.tdf
    Info (12023): Found entity 1: altera_syncram_tc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_tc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_tc14" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist68_sync_in_aunroll_x_in_c0_eni3_3_33_mem_dmem|altera_syncram_tc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_upb4.tdf
    Info (12023): Found entity 1: altsyncram_upb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_upb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_upb4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|altera_syncram:redist68_sync_in_aunroll_x_in_c0_eni3_3_33_mem_dmem|altera_syncram_tc14:auto_generated|altsyncram_upb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_tc14.tdf Line: 37
Info (12128): Elaborating entity "i_syncbuf_in_data_sync_buffer_pool47" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39:thei_sfc_logic_c0_for_body12_pool_c0_enter28_pool39_aunroll_x|i_syncbuf_in_data_sync_buffer_pool47:thei_syncbuf_in_data_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body12_pool_c0_enter28_pool39.vhd Line: 4362
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50:thei_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body12_pool_c0_enter28_pool.vhd Line: 144
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool85_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50:thei_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_aunroll_x|i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool85_data_fifo:thei_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool85_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c0_for_body12_pool_c0_enter28_pool:thei_sfc_c0_for_body12_pool_c0_enter28_pool_aunroll_x|i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50:thei_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_aunroll_x|i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_full_detector:thei_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body12_pool_c0_exit32_pool50.vhd Line: 133
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer_pool37" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_syncbuf_out_size_sync_buffer_pool37:thei_syncbuf_out_size_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1300
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_valid_fifo_counter:thebubble_out_pool_B2_merge_reg_aunroll_x_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1328
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Info (12128): Elaborating entity "i_sfc_c1_for_body12_pool_c1_enter36_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1643
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_pool_c1_enter36_pool.vhd Line: 117
Info (12128): Elaborating entity "dspba_delay" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|dspba_delay:redist9_sync_in_aunroll_x_in_i_valid_19" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 177
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_constMultBlock_tA0Z06of03p06o303d0jzj0u" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_constMultBlock_tA0Z06of03p06o303d0jzj0u:theconstMult" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 183
Info (12128): Elaborating entity "floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|floatComponent_i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_addBlock_typeSFlA0Z3d06o00rf00d06of5q0u:thei_add29_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 213
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|altera_syncram:redist0_i_tmp_4_pool_q_17_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 498
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|altera_syncram:redist0_i_tmp_4_pool_q_17_mem_dmem" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 498
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|altera_syncram:redist0_i_tmp_4_pool_q_17_mem_dmem" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56.vhd Line: 498
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "15"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "15"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_uc14.tdf
    Info (12023): Found entity 1: altera_syncram_uc14 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_uc14.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_uc14" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|altera_syncram:redist0_i_tmp_4_pool_q_17_mem_dmem|altera_syncram_uc14:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpb4.tdf
    Info (12023): Found entity 1: altsyncram_vpb4 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_vpb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vpb4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_sfc_logic_c1_for_body12_pool_c1_enter36_pool56:thei_sfc_logic_c1_for_body12_pool_c1_enter36_pool56_aunroll_x|altera_syncram:redist0_i_tmp_4_pool_q_17_mem_dmem|altera_syncram_uc14:auto_generated|altsyncram_vpb4:altsyncram1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altera_syncram_uc14.tdf Line: 37
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58:thei_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body12_pool_c1_enter36_pool.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool87_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58:thei_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_aunroll_x|i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool87_data_fifo:thei_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool87_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|i_sfc_c1_for_body12_pool_c1_enter36_pool:thei_sfc_c1_for_body12_pool_c1_enter36_pool_aunroll_x|i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58:thei_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_aunroll_x|i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_full_detector:thei_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body12_pool_c1_exit40_pool58.vhd Line: 133
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1666
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "204"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_v5d1.tdf
    Info (12023): Found entity 1: scfifo_v5d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v5d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_v5d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v5d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_p8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_p8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_p8a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v5d1:auto_generated|a_dpfifo_p8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_v5d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist3_pool_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v5d1:auto_generated|a_dpfifo_p8a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_p8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1770
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "159"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_06d1.tdf
    Info (12023): Found entity 1: scfifo_06d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_06d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_06d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_06d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q8a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q8a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q8a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q8a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_06d1:auto_generated|a_dpfifo_q8a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_06d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist6_pool_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_06d1:auto_generated|a_dpfifo_q8a1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_q8a1.tdf Line: 55
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1797
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "204"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_b7d1.tdf
    Info (12023): Found entity 1: scfifo_b7d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b7d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_b7d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b7d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5aa1.tdf
    Info (12023): Found entity 1: a_dpfifo_5aa1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_5aa1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_5aa1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist7_pool_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_b7d1:auto_generated|a_dpfifo_5aa1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_b7d1.tdf Line: 38
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2_stall_region.vhd Line: 1851
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_data_fifo.v Line: 105
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_fifo.v Line: 213
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "23"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d3d1.tdf
    Info (12023): Found entity 1: scfifo_d3d1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_d3d1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d3d1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_76a1.tdf
    Info (12023): Found entity 1: a_dpfifo_76a1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_76a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_76a1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_d3d1.tdf Line: 38
Info (12128): Elaborating entity "cmpr_4l8" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|bb_pool_B2_stall_region:thebb_pool_B2_stall_region|acl_data_fifo:theredist10_pool_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_d3d1:auto_generated|a_dpfifo_76a1:dpfifo|cmpr_4l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_76a1.tdf Line: 55
Info (12128): Elaborating entity "pool_B2_branch" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2:thebb_pool_B2|pool_B2_branch:thepool_B2_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B2.vhd Line: 470
Info (12128): Elaborating entity "bb_pool_B2_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B2_sr_1:thebb_pool_B2_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 831
Info (12128): Elaborating entity "loop_limiter_pool1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|loop_limiter_pool1:theloop_limiter_pool1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 872
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|loop_limiter_pool1:theloop_limiter_pool1|acl_loop_limiter:thelimiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool1.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "loop_limiter_pool0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|loop_limiter_pool0:theloop_limiter_pool0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 885
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|loop_limiter_pool0:theloop_limiter_pool0|acl_loop_limiter:thelimiter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/loop_limiter_pool0.vhd Line: 100
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 69
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 70
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (8) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_loop_limiter.v Line: 101
Info (12128): Elaborating entity "bb_pool_B0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 898
Info (12128): Elaborating entity "pool_B0_merge" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|pool_B0_merge:thepool_B0_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0.vhd Line: 162
Info (12128): Elaborating entity "bb_pool_B0_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0.vhd Line: 175
Info (12128): Elaborating entity "pool_B0_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|pool_B0_merge_reg:thepool_B0_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 356
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|acl_valid_fifo_counter:thebubble_out_pool_B0_merge_reg_aunroll_x_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 412
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 154
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 232
Warning (10230): Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "inv_cnt_upper_all_zeros", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Warning (10240): Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable "cnt_all_ones", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 143
Info (12128): Elaborating entity "i_syncbuf_pool_type_sync_buffer_pool0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_syncbuf_pool_type_sync_buffer_pool0:thei_syncbuf_pool_type_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 442
Info (12128): Elaborating entity "i_sfc_c0_entry_pool_c0_enter_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 497
Info (12128): Elaborating entity "i_sfc_logic_c0_entry_pool_c0_enter_pool2" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_sfc_logic_c0_entry_pool_c0_enter_pool2:thei_sfc_logic_c0_entry_pool_c0_enter_pool2_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_pool_c0_enter_pool.vhd Line: 135
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer7_pool4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_sfc_logic_c0_entry_pool_c0_enter_pool2:thei_sfc_logic_c0_entry_pool_c0_enter_pool2_aunroll_x|i_syncbuf_out_size_sync_buffer7_pool4:thei_syncbuf_out_size_sync_buffer7_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_pool_c0_enter_pool2.vhd Line: 204
Info (12128): Elaborating entity "i_syncbuf_kernel_size_sync_buffer2_pool7" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_sfc_logic_c0_entry_pool_c0_enter_pool2:thei_sfc_logic_c0_entry_pool_c0_enter_pool2_aunroll_x|i_syncbuf_kernel_size_sync_buffer2_pool7:thei_syncbuf_kernel_size_sync_buffer2_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_entry_pool_c0_enter_pool2.vhd Line: 245
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10:thei_acl_sfc_exit_c0_entry_pool_c0_exit_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_entry_pool_c0_enter_pool.vhd Line: 157
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10:thei_acl_sfc_exit_c0_entry_pool_c0_exit_pool_aunroll_x|i_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo:thei_acl_sfc_exit_c0_entry_pool_c0_exit_pool73_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10.vhd Line: 120
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c0_entry_pool_c0_enter_pool:thei_sfc_c0_entry_pool_c0_enter_pool_aunroll_x|i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10:thei_acl_sfc_exit_c0_entry_pool_c0_exit_pool_aunroll_x|i_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector:thei_acl_sfc_exit_c0_entry_pool_c0_exit_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_entry_pool_c0_exit_pool10.vhd Line: 160
Info (12128): Elaborating entity "i_sfc_c1_entry_pool_c1_enter_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 550
Info (12128): Elaborating entity "i_sfc_logic_c1_entry_pool_c1_enter_pool11" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x|i_sfc_logic_c1_entry_pool_c1_enter_pool11:thei_sfc_logic_c1_entry_pool_c1_enter_pool11_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_pool_c1_enter_pool.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer5_pool13" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x|i_sfc_logic_c1_entry_pool_c1_enter_pool11:thei_sfc_logic_c1_entry_pool_c1_enter_pool11_aunroll_x|i_syncbuf_out_size_sync_buffer5_pool13:thei_syncbuf_out_size_sync_buffer5_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_entry_pool_c1_enter_pool11.vhd Line: 168
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x|i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15:thei_acl_sfc_exit_c1_entry_pool_c1_exit_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_entry_pool_c1_enter_pool.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x|i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15:thei_acl_sfc_exit_c1_entry_pool_c1_exit_pool_aunroll_x|i_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo:thei_acl_sfc_exit_c1_entry_pool_c1_exit_pool75_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c1_entry_pool_c1_enter_pool:thei_sfc_c1_entry_pool_c1_enter_pool_aunroll_x|i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15:thei_acl_sfc_exit_c1_entry_pool_c1_exit_pool_aunroll_x|i_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector:thei_acl_sfc_exit_c1_entry_pool_c1_exit_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_entry_pool_c1_exit_pool15.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c2_entry_pool_c2_enter_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0_stall_region.vhd Line: 570
Info (12128): Elaborating entity "i_sfc_logic_c2_entry_pool_c2_enter_pool16" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x|i_sfc_logic_c2_entry_pool_c2_enter_pool16:thei_sfc_logic_c2_entry_pool_c2_enter_pool16_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_pool_c2_enter_pool.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_in_size_sync_buffer_pool18" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x|i_sfc_logic_c2_entry_pool_c2_enter_pool16:thei_sfc_logic_c2_entry_pool_c2_enter_pool16_aunroll_x|i_syncbuf_in_size_sync_buffer_pool18:thei_syncbuf_in_size_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_entry_pool_c2_enter_pool16.vhd Line: 168
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x|i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20:thei_acl_sfc_exit_c2_entry_pool_c2_exit_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_entry_pool_c2_enter_pool.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x|i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20:thei_acl_sfc_exit_c2_entry_pool_c2_exit_pool_aunroll_x|i_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo:thei_acl_sfc_exit_c2_entry_pool_c2_exit_pool77_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|bb_pool_B0_stall_region:thebb_pool_B0_stall_region|i_sfc_c2_entry_pool_c2_enter_pool:thei_sfc_c2_entry_pool_c2_enter_pool_aunroll_x|i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20:thei_acl_sfc_exit_c2_entry_pool_c2_exit_pool_aunroll_x|i_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector:thei_acl_sfc_exit_c2_entry_pool_c2_exit_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_entry_pool_c2_exit_pool20.vhd Line: 133
Info (12128): Elaborating entity "pool_B0_branch" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B0:thebb_pool_B0|pool_B0_branch:thepool_B0_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B0.vhd Line: 199
Info (12128): Elaborating entity "bb_pool_B1_sr_1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1_sr_1:thebb_pool_B1_sr_1_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 925
Info (12128): Elaborating entity "bb_pool_B1" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 956
Info (12128): Elaborating entity "pool_B1_merge" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|pool_B1_merge:thepool_B1_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1.vhd Line: 259
Info (12128): Elaborating entity "bb_pool_B1_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1.vhd Line: 302
Info (12128): Elaborating entity "pool_B1_merge_reg" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|pool_B1_merge_reg:thepool_B1_merge_reg_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 517
Info (12128): Elaborating entity "i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 1655
Info (12128): Elaborating entity "i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x|i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22:thei_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool.vhd Line: 117
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer6_pool24" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x|i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22:thei_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22_aunroll_x|i_syncbuf_out_size_sync_buffer6_pool24:thei_syncbuf_out_size_sync_buffer6_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c0_for_body5_lr_ph_pool_c0_enter10_pool22.vhd Line: 202
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x|i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26:thei_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool79_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x|i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26:thei_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_aunroll_x|i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool79_data_fifo:thei_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool79_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool:thei_sfc_c0_for_body5_lr_ph_pool_c0_enter10_pool_aunroll_x|i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26:thei_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_aunroll_x|i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_full_detector:thei_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c0_for_body5_lr_ph_pool_c0_exit12_pool26.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 1676
Info (12128): Elaborating entity "i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x|i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27:thei_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool.vhd Line: 117
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer_pool29" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x|i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27:thei_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27_aunroll_x|i_syncbuf_stride_sync_buffer_pool29:thei_syncbuf_stride_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c1_for_body5_lr_ph_pool_c1_enter15_pool27.vhd Line: 302
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x|i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31:thei_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool.vhd Line: 135
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool81_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x|i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31:thei_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_aunroll_x|i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool81_data_fifo:thei_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool81_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool:thei_sfc_c1_for_body5_lr_ph_pool_c1_enter15_pool_aunroll_x|i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31:thei_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_aunroll_x|i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_full_detector:thei_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c1_for_body5_lr_ph_pool_c1_exit18_pool31.vhd Line: 133
Info (12128): Elaborating entity "i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1_stall_region.vhd Line: 1697
Info (12128): Elaborating entity "i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x|i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32:thei_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool.vhd Line: 115
Info (12128): Elaborating entity "i_syncbuf_stride_sync_buffer4_pool34" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x|i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32:thei_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32_aunroll_x|i_syncbuf_stride_sync_buffer4_pool34:thei_syncbuf_stride_sync_buffer4_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_logic_c2_for_body5_lr_ph_pool_c2_enter21_pool32.vhd Line: 175
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x|i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36:thei_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool.vhd Line: 132
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool83_data_fifo" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x|i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36:thei_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_aunroll_x|i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool83_data_fifo:thei_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool83_data_fifo_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36.vhd Line: 102
Info (12128): Elaborating entity "i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_full_detector" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|bb_pool_B1_stall_region:thebb_pool_B1_stall_region|i_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool:thei_sfc_c2_for_body5_lr_ph_pool_c2_enter21_pool_aunroll_x|i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36:thei_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_aunroll_x|i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_full_detector:thei_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool_full_detector" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/i_acl_sfc_exit_c2_for_body5_lr_ph_pool_c2_exit24_pool36.vhd Line: 133
Info (12128): Elaborating entity "pool_B1_branch" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1:thebb_pool_B1|pool_B1_branch:thepool_B1_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B1.vhd Line: 338
Info (12128): Elaborating entity "bb_pool_B1_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B1_sr_0:thebb_pool_B1_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 1008
Info (12128): Elaborating entity "bb_pool_B4" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B4:thebb_pool_B4" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 1039
Info (12128): Elaborating entity "pool_B4_branch" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B4:thebb_pool_B4|pool_B4_branch:thepool_B4_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4.vhd Line: 98
Info (12128): Elaborating entity "bb_pool_B4_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B4:thebb_pool_B4|bb_pool_B4_stall_region:thebb_pool_B4_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4.vhd Line: 109
Info (12128): Elaborating entity "pool_B4_merge" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B4:thebb_pool_B4|pool_B4_merge:thepool_B4_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B4.vhd Line: 120
Info (12128): Elaborating entity "bb_pool_B4_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B4_sr_0:thebb_pool_B4_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 1053
Info (12128): Elaborating entity "bb_pool_B3_sr_0" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3_sr_0:thebb_pool_B3_sr_0_aunroll_x" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 1065
Info (12128): Elaborating entity "bb_pool_B3" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/pool_function.vhd Line: 1102
Info (12128): Elaborating entity "pool_B3_merge" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|pool_B3_merge:thepool_B3_merge" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3.vhd Line: 273
Info (12128): Elaborating entity "bb_pool_B3_stall_region" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3.vhd Line: 310
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer9_pool69" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|i_syncbuf_out_size_sync_buffer9_pool69:thei_syncbuf_out_size_sync_buffer9_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 1600
Info (12128): Elaborating entity "i_syncbuf_out_data_sync_buffer_pool60" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|i_syncbuf_out_data_sync_buffer_pool60:thei_syncbuf_out_data_sync_buffer_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 1647
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|acl_valid_fifo_counter:thebubble_out_stall_entry_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 1675
Info (12128): Elaborating entity "i_syncbuf_out_size_sync_buffer8_pool65" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|i_syncbuf_out_size_sync_buffer8_pool65:thei_syncbuf_out_size_sync_buffer8_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 1772
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_syncbuf_out_size_sync_buffer8_pool_1_reg" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 1810
Info (12128): Elaborating entity "i_store_unnamed_pool5_pool63" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|bb_pool_B3_stall_region:thebb_pool_B3_stall_region|i_store_unnamed_pool5_pool63:thei_store_unnamed_pool5_pool" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3_stall_region.vhd Line: 2550
Info (12128): Elaborating entity "pool_B3_branch" for hierarchy "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|pool_top_wrapper_0:pool_inst_0|pool_function_wrapper:kernel|pool_function:thepool_function|bb_pool_B3:thebb_pool_B3|pool_B3_branch:thepool_B3_branch" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/bb_pool_B3.vhd Line: 360
Info (12128): Elaborating entity "lsu_ic_top" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/darknet_system.v Line: 505
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|acl_fanout_pipeline:local_reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_top.sv Line: 162
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_token_ring" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_top.sv Line: 344
Warning (10036): Verilog HDL or VHDL warning at lsu_token_ring.sv(530): object "to_avm_port_num" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 530
Warning (10230): Verilog HDL assignment warning at lsu_token_ring.sv(347): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 347
Warning (10034): Output port "o_id[0]" at lsu_token_ring.sv(51) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 51
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rd_data" into its bus
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 270
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(148): object "srst" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(149): object "arst" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 149
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(232): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 232
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(247): truncated value with size 32 to match size of target (4) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 247
Warning (10030): Net "ci_writedata[0][0]" at lsu_n_token.sv(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Warning (10034): Output port "o_avm_writedata" at lsu_ic_token.sv(92) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 92
Info (12128): Elaborating entity "acl_fanout_pipeline" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic|acl_fanout_pipeline:local_reset_fanout_pipeline" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 125
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pipe" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Warning (10034): Output port "o_avm_writedata" at lsu_ic_token.sv(92) has no driver File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 92
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 303
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "475"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r191.tdf
    Info (12023): Found entity 1: scfifo_r191 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r191.tdf Line: 24
Info (12128): Elaborating entity "scfifo_r191" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_dj61.tdf
    Info (12023): Found entity 1: a_dpfifo_dj61 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_dj61" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_r191.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kn1.tdf
    Info (12023): Found entity 1: altsyncram_5kn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_5kn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5kn1" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|altsyncram_5kn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 45
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|cmpr_8l8:almost_full_comparer" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 53
Info (12128): Elaborating entity "cmpr_8l8" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|cmpr_8l8:two_comparison" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 54
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_lgb:rd_ptr_msb" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 55
Info (12128): Elaborating entity "cntr_2h7" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_2h7:usedw_counter" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 56
Info (12128): Elaborating entity "cntr_mgb" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_r191:auto_generated|a_dpfifo_dj61:dpfifo|cntr_mgb:wr_ptr" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_dj61.tdf Line: 57
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 373
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "318"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "493"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_k391.tdf
    Info (12023): Found entity 1: scfifo_k391 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k391.tdf Line: 24
Info (12128): Elaborating entity "scfifo_k391" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_k391:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6l61.tdf
    Info (12023): Found entity 1: a_dpfifo_6l61 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_6l61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_6l61" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_k391:auto_generated|a_dpfifo_6l61:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_k391.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnn1.tdf
    Info (12023): Found entity 1: altsyncram_nnn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_nnn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nnn1" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_k391:auto_generated|a_dpfifo_6l61:dpfifo|altsyncram_nnn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_6l61.tdf Line: 45
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 497
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(148): object "srst" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 148
Warning (10036): Verilog HDL or VHDL warning at lsu_n_token.sv(149): object "arst" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 149
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(232): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 232
Warning (10230): Verilog HDL assignment warning at lsu_n_token.sv(247): truncated value with size 32 to match size of target (3) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 247
Warning (10030): Net "ci_writedata[0][0]" at lsu_n_token.sv(130) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_n_token.sv Line: 293
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(156): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 156
Warning (10230): Verilog HDL assignment warning at lsu_ic_token.sv(196): truncated value with size 32 to match size of target (1) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_ic_token.sv Line: 196
Info (12128): Elaborating entity "lsu_rd_back" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_token_ring.sv Line: 631
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(109): object port_num used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 109
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(113): object rd_data_en used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(113): object data_empty used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10858): Verilog HDL warning at lsu_rd_back.sv(114): object data_out used but never assigned File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 114
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(115): object "R_rd_port_num" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 115
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(119): object "data_to_ic_en" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 119
Warning (10036): Verilog HDL or VHDL warning at lsu_rd_back.sv(120): object "R_o_avm_burstcnt" assigned a value but never read File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 120
Warning (10230): Verilog HDL assignment warning at lsu_rd_back.sv(160): truncated value with size 32 to match size of target (5) File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 160
Warning (10030): Net "rd_data_en[0]" at lsu_rd_back.sv(113) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Warning (10030): Net "data_empty[0]" at lsu_rd_back.sv(113) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 113
Info (12128): Elaborating entity "scfifo" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
Info (12130): Elaborated megafunction instantiation "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
Info (12133): Instantiated megafunction "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" with the following parameter: File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/lsu_rd_back.sv Line: 294
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "almost_full_value" = "475"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h091.tdf
    Info (12023): Found entity 1: scfifo_h091 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h091.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h091" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_h091:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3i61.tdf
    Info (12023): Found entity 1: a_dpfifo_3i61 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_3i61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3i61" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_h091:auto_generated|a_dpfifo_3i61:dpfifo" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/scfifo_h091.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhn1.tdf
    Info (12023): Found entity 1: altsyncram_jhn1 File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_jhn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jhn1" for hierarchy "system:the_system|darknet_system:darknet_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_h091:auto_generated|a_dpfifo_3i61:dpfifo|altsyncram_jhn1:FIFOram" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/a_dpfifo_3i61.tdf Line: 45
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 482
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:darknet_system_avm_memgmem0_port_0_0_rw_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 105
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_0.v Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_5" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/system.v Line: 507
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:acl_iface_kernel_cra_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:the_system|system_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:cra_root_cra_slave_translator" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_mm_interconnect_5.v Line: 168
Info (12128): Elaborating entity "async_counter_30" for hierarchy "async_counter_30:AC30" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/top.v Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[63]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[62]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[61]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[60]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[59]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[58]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[57]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[56]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[55]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[54]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[53]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[52]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[51]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[50]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[49]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[48]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[47]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[46]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[45]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[44]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[43]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[42]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[41]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[40]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[39]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[38]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[37]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[36]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[35]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[34]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[33]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[32]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 91
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[31]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[30]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[29]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[28]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[27]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[26]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[25]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[24]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[23]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[22]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[21]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[20]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[19]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[18]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[17]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[16]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[15]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[14]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[13]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[12]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[11]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[10]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[9]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[8]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[7]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[6]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[5]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[4]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[3]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[2]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[1]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v Line: 97
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 54
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[31]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[30]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[29]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[28]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[27]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[26]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[25]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[24]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[23]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[22]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[21]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[20]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[19]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[18]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[17]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[16]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[15]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[14]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[13]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[12]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[11]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[10]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[9]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[8]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[7]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[6]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[5]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[4]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[3]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[2]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
    Warning (12110): Net "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[1]" is missing source, defaulting to GND File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 60
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12213): Partition "acl_iface_partition" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[32]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1063
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[33]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1095
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[34]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1127
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[35]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1159
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[36]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1191
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[37]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1223
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[38]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1255
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[39]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1287
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[40]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1319
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[41]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1351
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[42]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1383
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[43]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1415
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[44]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1447
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[45]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1479
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[46]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1511
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[47]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1543
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[48]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1575
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[49]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1607
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[50]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1639
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[51]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1671
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[52]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1703
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[53]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1735
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[54]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1767
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[55]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1799
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[56]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1831
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[57]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1863
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[58]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1895
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[59]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1927
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[60]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1959
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[61]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 1991
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[62]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2023
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[63]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2055
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|pool_std_ic_partition_wrapper:pool_std_ic_inst|acl_id_iterator:pool_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv1x1_std_ic_partition_wrapper:conv1x1_std_ic_inst|acl_id_iterator:conv1x1_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|conv_std_ic_partition_wrapper:conv_std_ic_inst|acl_id_iterator:conv_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[64]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[65]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[66]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2151
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[67]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2183
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[68]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2215
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[69]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2247
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[70]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2279
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[71]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2311
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[72]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2343
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[73]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2375
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[74]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2407
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[75]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2439
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[76]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2471
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[77]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2503
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[78]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2535
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[79]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2567
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[80]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2599
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[81]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2631
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[82]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2663
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[83]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2695
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[84]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2727
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[85]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2759
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[86]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2791
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[87]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2823
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[88]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2855
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[89]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2887
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[90]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2919
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[91]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2951
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[92]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 2983
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[93]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3015
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[94]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3047
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[95]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3079
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[96]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3111
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[97]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3143
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[98]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3175
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[99]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3207
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[100]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3239
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[101]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3271
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[102]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3303
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[103]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3335
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[104]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3367
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[105]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3399
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[106]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3431
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[107]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3463
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[108]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3495
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[109]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3527
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[110]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3559
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[111]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3591
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[112]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3623
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[113]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3655
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[114]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3687
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[115]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3719
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[116]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3751
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[117]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3783
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[118]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3815
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[119]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3847
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[120]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3879
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[121]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3911
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[122]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3943
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[123]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 3975
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[124]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4007
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[125]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4039
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[126]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4071
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[127]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4103
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[128]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4135
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[129]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4167
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[130]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4199
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[131]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4231
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[132]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4263
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[133]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4295
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[134]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4327
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[135]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4359
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[136]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4391
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[137]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4423
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[138]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4455
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[139]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4487
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[140]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[141]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4551
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[142]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4583
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[143]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4615
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[144]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4647
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[145]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4679
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[146]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4711
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[147]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4743
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[148]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4775
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[149]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4807
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[150]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4839
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[151]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4871
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[152]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4903
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[153]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4935
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[154]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4967
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[155]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 4999
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[156]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5031
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[157]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5063
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[158]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5095
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[159]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5127
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[160]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5159
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[161]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5191
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[162]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5223
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[163]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5255
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[164]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5287
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[165]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5319
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[166]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5351
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[167]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5383
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[168]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5415
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[169]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5447
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[170]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5479
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[171]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5511
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[172]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5543
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[173]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5575
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[174]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5607
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[175]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[176]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5671
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[177]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5703
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[178]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5735
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[179]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5767
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[180]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5799
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[181]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5831
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[182]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5863
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[183]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5895
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[184]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5927
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[185]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5959
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[186]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 5991
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[187]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6023
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[188]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6055
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[189]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6087
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[190]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6119
        Warning (14320): Synthesized away node "system:the_system|darknet_system:darknet_system|batchnorm_std_ic_partition_wrapper:batchnorm_std_ic_inst|acl_id_iterator:batchnorm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|q_b[191]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_1hn1.tdf Line: 6151
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[0]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 38
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[1]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 61
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[2]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 84
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[3]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 107
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[4]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 130
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[5]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 153
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[6]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 176
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[7]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 199
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[8]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 222
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[9]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 245
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[10]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 268
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[11]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 291
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[12]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 314
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[13]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 337
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[14]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 360
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[15]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 383
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[16]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 406
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[17]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 429
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[18]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 452
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[19]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 475
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[20]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 498
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[21]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 521
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[22]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 544
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[23]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 567
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[24]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 590
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[25]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 613
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[26]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 636
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[27]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 659
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[28]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 682
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[29]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 705
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_lil1:auto_generated|q_a[30]" File: D:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet/db/altsyncram_lil1.tdf Line: 728
        Warning (14320): Synthesized away node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll