

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6'
================================================================
* Date:           Fri Apr 19 10:54:41 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147|  1.470 us|  1.470 us|  147|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_5_VITIS_LOOP_26_6  |      145|      145|         3|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 7 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln25"   --->   Operation 9 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i63 %sext_ln25_read"   --->   Operation 10 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten17"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln25 = store i6 0, i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 0, i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i8 %indvar_flatten17" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln25 = icmp_eq  i8 %indvar_flatten17_load, i8 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln25_1 = add i8 %indvar_flatten17_load, i8 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc57.i, void %VITIS_LOOP_29_7.i.exitStub" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln25 = store i8 %add_ln25_1, i8 %indvar_flatten17" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln25_cast" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%f_load = load i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.88ns)   --->   "%add_ln25 = add i6 %f_load, i6 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'add' 'add_ln25' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_5_VITIS_LOOP_26_6_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %c_load, i2 3" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.26ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i2 0, i2 %c_load" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 30 'select' 'select_ln25' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i6 %add_ln25, i6 %f_load" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 31 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %select_ln25_1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 32 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%weight_buf1x1_0_addr = getelementptr i16 %weight_buf1x1_0, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 33 'getelementptr' 'weight_buf1x1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weight_buf1x1_1_addr = getelementptr i16 %weight_buf1x1_1, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 34 'getelementptr' 'weight_buf1x1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weight_buf1x1_2_addr = getelementptr i16 %weight_buf1x1_2, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 35 'getelementptr' 'weight_buf1x1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 36 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.03ns)   --->   "%switch_ln27 = switch i2 %select_ln25, void %arrayidx5328.i.case.2, i2 0, void %arrayidx5328.i.case.0, i2 1, void %arrayidx5328.i.case.1" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 37 'switch' 'switch_ln27' <Predicate = true> <Delay = 1.03>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_1_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 38 'store' 'store_ln27' <Predicate = (select_ln25 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 39 'br' 'br_ln27' <Predicate = (select_ln25 == 1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_0_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 40 'store' 'store_ln27' <Predicate = (select_ln25 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 41 'br' 'br_ln27' <Predicate = (select_ln25 == 0)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_2_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 42 'store' 'store_ln27' <Predicate = (select_ln25 != 0 & select_ln25 != 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 43 'br' 'br_ln27' <Predicate = (select_ln25 != 0 & select_ln25 != 1)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %select_ln25, i2 1" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 44 'add' 'add_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln25 = store i6 %select_ln25_1, i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 45 'store' 'store_ln25' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 %add_ln26, i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 46 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc54.i" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 47 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.885ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten17' [12]  (0.489 ns)
	'load' operation 8 bit ('indvar_flatten17_load', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40) on local variable 'indvar_flatten17' [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40) [19]  (0.907 ns)
	'store' operation 0 bit ('store_ln25', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40) of variable 'add_ln25_1', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40 on local variable 'indvar_flatten17' [50]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('wt_addr', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40) [25]  (0.000 ns)
	bus read operation ('wt_addr_read', ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40) on port 'wt' (ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40) [37]  (7.300 ns)

 <State 3>: 2.716ns
The critical path consists of the following:
	'load' operation 2 bit ('c_load', ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40) on local variable 'c', ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40) [29]  (0.625 ns)
	'select' operation 2 bit ('select_ln25', ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40) [30]  (0.264 ns)
	'store' operation 0 bit ('store_ln27', ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40) of variable 'wt_addr_read', ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40 on array 'weight_buf1x1_2' [46]  (0.790 ns)
	blocking operation 1.03663 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
