$date
	Sat Jun 11 12:18:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_t $end
$var reg 1 ! reset $end
$upscope $end
$scope module dff_t $end
$var reg 1 " clk $end
$upscope $end
$scope module dff_t $end
$var wire 1 # q $end
$upscope $end
$scope module dff_t $end
$var wire 1 $ qbar $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#1
0!
#2
0$
1#
1"
#3
0"
#4
1"
#5
0"
