{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 23:21:22 2019 " "Info: Processing started: Sat Dec 14 23:21:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13 " "Info: Detected gated clock \"whowins:inst\|inst13\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst20~1 " "Info: Detected gated clock \"whowins:inst\|inst20~1\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 344 920 1024 456 "inst20" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst20~0 " "Info: Detected gated clock \"whowins:inst\|inst20~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 344 920 1024 456 "inst20" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst12 " "Info: Detected gated clock \"whowins:inst\|inst12\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 376 744 808 424 "inst12" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst10 " "Info: Detected gated clock \"whowins:inst\|inst10\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 208 744 808 256 "inst10" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst15 " "Info: Detected gated clock \"whowins:inst\|inst15\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 1016 744 808 1064 "inst15" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst19~0 " "Info: Detected gated clock \"whowins:inst\|inst19~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 952 744 808 1000 "inst19" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13~3 " "Info: Detected gated clock \"whowins:inst\|inst13~3\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~2 " "Info: Detected gated clock \"whowins:inst\|inst21~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst16 " "Info: Detected ripple clock \"inputsdff:inst19\|inst16\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 992 336 400 1072 "inst16" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~1 " "Info: Detected gated clock \"whowins:inst\|inst21~1\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst13 " "Info: Detected ripple clock \"inputsdff:inst19\|inst13\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 728 336 400 808 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~0 " "Info: Detected gated clock \"whowins:inst\|inst21~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst18~0 " "Info: Detected gated clock \"whowins:inst\|inst18~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 880 744 808 928 "inst18" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst7 " "Info: Detected ripple clock \"inputsdff:inst19\|inst7\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 200 336 400 280 "inst7" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst14 " "Info: Detected ripple clock \"inputsdff:inst19\|inst14\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 816 336 400 896 "inst14" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst12~0 " "Info: Detected gated clock \"whowins:inst\|inst12~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 376 744 808 424 "inst12" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst11 " "Info: Detected ripple clock \"inputsdff:inst19\|inst11\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 552 336 400 632 "inst11" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst15 " "Info: Detected ripple clock \"inputsdff:inst19\|inst15\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 904 336 400 984 "inst15" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13~2 " "Info: Detected gated clock \"whowins:inst\|inst13~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst10 " "Info: Detected ripple clock \"inputsdff:inst19\|inst10\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 464 336 400 544 "inst10" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst9 " "Info: Detected ripple clock \"inputsdff:inst19\|inst9\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst12 " "Info: Detected ripple clock \"inputsdff:inst19\|inst12\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 640 336 400 720 "inst12" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inputsdff:inst19\|inst8 " "Info: Detected ripple clock \"inputsdff:inst19\|inst8\" as buffer" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 288 336 400 368 "inst8" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inputsdff:inst19\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst15~2 " "Info: Detected gated clock \"whowins:inst\|inst15~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 1016 744 808 1064 "inst15" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:inst6\|inst1 " "Info: Detected gated clock \"counter:inst6\|inst1\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst6\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst6\|inst " "Info: Detected ripple clock \"counter:inst6\|inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst6\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:inst5\|inst1 " "Info: Detected gated clock \"counter:inst5\|inst1\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst5\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst5\|inst " "Info: Detected ripple clock \"counter:inst5\|inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register counter:inst6\|inst register counter:inst6\|inst 171.7 MHz 5.824 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 171.7 MHz between source register \"counter:inst6\|inst\" and destination register \"counter:inst6\|inst\" (period= 5.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.644 ns + Longest register register " "Info: + Longest register to register delay is 0.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst6\|inst 1 REG LC_X19_Y3_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.238 ns) 0.644 ns counter:inst6\|inst 2 REG LC_X19_Y3_N0 3 " "Info: 2: + IC(0.406 ns) + CELL(0.238 ns) = 0.644 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { counter:inst6|inst counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 36.96 % ) " "Info: Total cell delay = 0.238 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.406 ns ( 63.04 % ) " "Info: Total interconnect delay = 0.406 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { counter:inst6|inst counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { counter:inst6|inst {} counter:inst6|inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.978 ns - Smallest " "Info: - Smallest clock skew is -4.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.967 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.088 ns) 2.070 ns counter:inst6\|inst1 2 COMB LC_X19_Y3_N4 1 " "Info: 2: + IC(0.852 ns) + CELL(0.088 ns) = 2.070 ns; Loc. = LC_X19_Y3_N4; Fanout = 1; COMB Node = 'counter:inst6\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { CLK counter:inst6|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.547 ns) 2.967 ns counter:inst6\|inst 3 REG LC_X19_Y3_N0 3 " "Info: 3: + IC(0.350 ns) + CELL(0.547 ns) = 2.967 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 59.49 % ) " "Info: Total cell delay = 1.765 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.202 ns ( 40.51 % ) " "Info: Total interconnect delay = 1.202 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { CLK counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.852ns 0.350ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.945 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.720 ns) 2.285 ns inputsdff:inst19\|inst9 2 REG LC_X17_Y4_N6 5 " "Info: 2: + IC(0.435 ns) + CELL(0.720 ns) = 2.285 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.340 ns) 3.519 ns whowins:inst\|inst21~0 3 COMB LC_X17_Y4_N5 1 " "Info: 3: + IC(0.894 ns) + CELL(0.340 ns) = 3.519 ns; Loc. = LC_X17_Y4_N5; Fanout = 1; COMB Node = 'whowins:inst\|inst21~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { inputsdff:inst19|inst9 whowins:inst|inst21~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.454 ns) 4.523 ns whowins:inst\|inst21~1 4 COMB LC_X17_Y4_N0 1 " "Info: 4: + IC(0.550 ns) + CELL(0.454 ns) = 4.523 ns; Loc. = LC_X17_Y4_N0; Fanout = 1; COMB Node = 'whowins:inst\|inst21~1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { whowins:inst|inst21~0 whowins:inst|inst21~1 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.751 ns whowins:inst\|inst21~2 5 COMB LC_X17_Y4_N1 1 " "Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 4.751 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'whowins:inst\|inst21~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { whowins:inst|inst21~1 whowins:inst|inst21~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.454 ns) 5.742 ns whowins:inst\|inst21~3 6 COMB LC_X18_Y4_N3 16 " "Info: 6: + IC(0.537 ns) + CELL(0.454 ns) = 5.742 ns; Loc. = LC_X18_Y4_N3; Fanout = 16; COMB Node = 'whowins:inst\|inst21~3'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { whowins:inst|inst21~2 whowins:inst|inst21~3 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.340 ns) 7.048 ns counter:inst6\|inst1 7 COMB LC_X19_Y3_N4 1 " "Info: 7: + IC(0.966 ns) + CELL(0.340 ns) = 7.048 ns; Loc. = LC_X19_Y3_N4; Fanout = 1; COMB Node = 'counter:inst6\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { whowins:inst|inst21~3 counter:inst6|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.547 ns) 7.945 ns counter:inst6\|inst 8 REG LC_X19_Y3_N0 3 " "Info: 8: + IC(0.350 ns) + CELL(0.547 ns) = 7.945 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.073 ns ( 51.26 % ) " "Info: Total cell delay = 4.073 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.872 ns ( 48.74 % ) " "Info: Total interconnect delay = 3.872 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { CLK counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.852ns 0.350ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { counter:inst6|inst counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.644 ns" { counter:inst6|inst {} counter:inst6|inst {} } { 0.000ns 0.406ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.967 ns" { CLK counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.967 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.852ns 0.350ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.945 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.945 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:inst6\|inst2 counter:inst6\|inst2 CLK 4.177 ns " "Info: Found hold time violation between source  pin or register \"counter:inst6\|inst2\" and destination pin or register \"counter:inst6\|inst2\" for clock \"CLK\" (Hold time is 4.177 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.978 ns + Largest " "Info: + Largest clock skew is 4.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.107 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.720 ns) 2.285 ns inputsdff:inst19\|inst9 2 REG LC_X17_Y4_N6 5 " "Info: 2: + IC(0.435 ns) + CELL(0.720 ns) = 2.285 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.340 ns) 3.519 ns whowins:inst\|inst21~0 3 COMB LC_X17_Y4_N5 1 " "Info: 3: + IC(0.894 ns) + CELL(0.340 ns) = 3.519 ns; Loc. = LC_X17_Y4_N5; Fanout = 1; COMB Node = 'whowins:inst\|inst21~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { inputsdff:inst19|inst9 whowins:inst|inst21~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.454 ns) 4.523 ns whowins:inst\|inst21~1 4 COMB LC_X17_Y4_N0 1 " "Info: 4: + IC(0.550 ns) + CELL(0.454 ns) = 4.523 ns; Loc. = LC_X17_Y4_N0; Fanout = 1; COMB Node = 'whowins:inst\|inst21~1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { whowins:inst|inst21~0 whowins:inst|inst21~1 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.751 ns whowins:inst\|inst21~2 5 COMB LC_X17_Y4_N1 1 " "Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 4.751 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'whowins:inst\|inst21~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { whowins:inst|inst21~1 whowins:inst|inst21~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.454 ns) 5.742 ns whowins:inst\|inst21~3 6 COMB LC_X18_Y4_N3 16 " "Info: 6: + IC(0.537 ns) + CELL(0.454 ns) = 5.742 ns; Loc. = LC_X18_Y4_N3; Fanout = 16; COMB Node = 'whowins:inst\|inst21~3'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { whowins:inst|inst21~2 whowins:inst|inst21~3 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.340 ns) 7.048 ns counter:inst6\|inst1 7 COMB LC_X19_Y3_N4 1 " "Info: 7: + IC(0.966 ns) + CELL(0.340 ns) = 7.048 ns; Loc. = LC_X19_Y3_N4; Fanout = 1; COMB Node = 'counter:inst6\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { whowins:inst|inst21~3 counter:inst6|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.720 ns) 8.118 ns counter:inst6\|inst 8 REG LC_X19_Y3_N0 3 " "Info: 8: + IC(0.350 ns) + CELL(0.720 ns) = 8.118 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.547 ns) 9.107 ns counter:inst6\|inst2 9 REG LC_X19_Y3_N5 2 " "Info: 9: + IC(0.442 ns) + CELL(0.547 ns) = 9.107 ns; Loc. = LC_X19_Y3_N5; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.793 ns ( 52.63 % ) " "Info: Total cell delay = 4.793 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 47.37 % ) " "Info: Total interconnect delay = 4.314 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.720ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.129 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.088 ns) 2.070 ns counter:inst6\|inst1 2 COMB LC_X19_Y3_N4 1 " "Info: 2: + IC(0.852 ns) + CELL(0.088 ns) = 2.070 ns; Loc. = LC_X19_Y3_N4; Fanout = 1; COMB Node = 'counter:inst6\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { CLK counter:inst6|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.720 ns) 3.140 ns counter:inst6\|inst 3 REG LC_X19_Y3_N0 3 " "Info: 3: + IC(0.350 ns) + CELL(0.720 ns) = 3.140 ns; Loc. = LC_X19_Y3_N0; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.547 ns) 4.129 ns counter:inst6\|inst2 4 REG LC_X19_Y3_N5 2 " "Info: 4: + IC(0.442 ns) + CELL(0.547 ns) = 4.129 ns; Loc. = LC_X19_Y3_N5; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 60.18 % ) " "Info: Total cell delay = 2.485 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.644 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { CLK counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.852ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.720ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { CLK counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.852ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.640 ns - Shortest register register " "Info: - Shortest register to register delay is 0.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst6\|inst2 1 REG LC_X19_Y3_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y3_N5; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.238 ns) 0.640 ns counter:inst6\|inst2 2 REG LC_X19_Y3_N5 2 " "Info: 2: + IC(0.402 ns) + CELL(0.238 ns) = 0.640 ns; Loc. = LC_X19_Y3_N5; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { counter:inst6|inst2 counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 37.19 % ) " "Info: Total cell delay = 0.238 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.402 ns ( 62.81 % ) " "Info: Total interconnect delay = 0.402 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { counter:inst6|inst2 counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.640 ns" { counter:inst6|inst2 {} counter:inst6|inst2 {} } { 0.000ns 0.402ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { CLK inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.435ns 0.894ns 0.550ns 0.140ns 0.537ns 0.966ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.454ns 0.088ns 0.454ns 0.340ns 0.720ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { CLK counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.129 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.852ns 0.350ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { counter:inst6|inst2 counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.640 ns" { counter:inst6|inst2 {} counter:inst6|inst2 {} } { 0.000ns 0.402ns } { 0.000ns 0.238ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inputsdff:inst19\|inst8 P CLK 4.582 ns register " "Info: tsu for register \"inputsdff:inst19\|inst8\" (data pin = \"P\", clock pin = \"CLK\") is 4.582 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.665 ns + Longest pin register " "Info: + Longest pin to register delay is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns P 1 PIN PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'P'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { P } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 136 -160 8 152 "P" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.441 ns) + CELL(0.089 ns) 6.665 ns inputsdff:inst19\|inst8 2 REG LC_X17_Y4_N2 5 " "Info: 2: + IC(5.441 ns) + CELL(0.089 ns) = 6.665 ns; Loc. = LC_X17_Y4_N2; Fanout = 5; REG Node = 'inputsdff:inst19\|inst8'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { P inputsdff:inst19|inst8 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 288 336 400 368 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 18.36 % ) " "Info: Total cell delay = 1.224 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 81.64 % ) " "Info: Total interconnect delay = 5.441 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { P inputsdff:inst19|inst8 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { P {} P~out0 {} inputsdff:inst19|inst8 {} } { 0.000ns 0.000ns 5.441ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 288 336 400 368 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.112 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.547 ns) 2.112 ns inputsdff:inst19\|inst8 2 REG LC_X17_Y4_N2 5 " "Info: 2: + IC(0.435 ns) + CELL(0.547 ns) = 2.112 ns; Loc. = LC_X17_Y4_N2; Fanout = 5; REG Node = 'inputsdff:inst19\|inst8'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { CLK inputsdff:inst19|inst8 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 288 336 400 368 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.40 % ) " "Info: Total cell delay = 1.677 ns ( 79.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 20.60 % ) " "Info: Total interconnect delay = 0.435 ns ( 20.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst8 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst8 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { P inputsdff:inst19|inst8 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { P {} P~out0 {} inputsdff:inst19|inst8 {} } { 0.000ns 0.000ns 5.441ns } { 0.000ns 1.135ns 0.089ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst8 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst8 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK whatwonC inputsdff:inst19\|inst9 13.741 ns register " "Info: tco from clock \"CLK\" to destination pin \"whatwonC\" through register \"inputsdff:inst19\|inst9\" is 13.741 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.112 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.547 ns) 2.112 ns inputsdff:inst19\|inst9 2 REG LC_X17_Y4_N6 5 " "Info: 2: + IC(0.435 ns) + CELL(0.547 ns) = 2.112 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.40 % ) " "Info: Total cell delay = 1.677 ns ( 79.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 20.60 % ) " "Info: Total interconnect delay = 0.435 ns ( 20.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.456 ns + Longest register pin " "Info: + Longest register to pin delay is 11.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inputsdff:inst19\|inst9 1 REG LC_X17_Y4_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.340 ns) 1.234 ns whowins:inst\|inst21~0 2 COMB LC_X17_Y4_N5 1 " "Info: 2: + IC(0.894 ns) + CELL(0.340 ns) = 1.234 ns; Loc. = LC_X17_Y4_N5; Fanout = 1; COMB Node = 'whowins:inst\|inst21~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { inputsdff:inst19|inst9 whowins:inst|inst21~0 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.454 ns) 2.238 ns whowins:inst\|inst21~1 3 COMB LC_X17_Y4_N0 1 " "Info: 3: + IC(0.550 ns) + CELL(0.454 ns) = 2.238 ns; Loc. = LC_X17_Y4_N0; Fanout = 1; COMB Node = 'whowins:inst\|inst21~1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { whowins:inst|inst21~0 whowins:inst|inst21~1 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 2.466 ns whowins:inst\|inst21~2 4 COMB LC_X17_Y4_N1 1 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 2.466 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'whowins:inst\|inst21~2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { whowins:inst|inst21~1 whowins:inst|inst21~2 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.454 ns) 3.457 ns whowins:inst\|inst21~3 5 COMB LC_X18_Y4_N3 16 " "Info: 5: + IC(0.537 ns) + CELL(0.454 ns) = 3.457 ns; Loc. = LC_X18_Y4_N3; Fanout = 16; COMB Node = 'whowins:inst\|inst21~3'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { whowins:inst|inst21~2 whowins:inst|inst21~3 } "NODE_NAME" } } { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.225 ns) 4.989 ns whatwon:inst28\|inst25 6 COMB LC_X19_Y3_N1 4 " "Info: 6: + IC(1.307 ns) + CELL(0.225 ns) = 4.989 ns; Loc. = LC_X19_Y3_N1; Fanout = 4; COMB Node = 'whatwon:inst28\|inst25'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { whowins:inst|inst21~3 whatwon:inst28|inst25 } "NODE_NAME" } } { "whatwon.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whatwon.bdf" { { 328 536 600 376 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.454 ns) 6.013 ns 74148:inst36\|8~0 7 COMB LC_X18_Y3_N3 1 " "Info: 7: + IC(0.570 ns) + CELL(0.454 ns) = 6.013 ns; Loc. = LC_X18_Y3_N3; Fanout = 1; COMB Node = '74148:inst36\|8~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { whatwon:inst28|inst25 74148:inst36|8~0 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74148.bdf" { { 464 672 736 536 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.225 ns) 6.777 ns 74148:inst36\|8~1 8 COMB LC_X19_Y3_N3 4 " "Info: 8: + IC(0.539 ns) + CELL(0.225 ns) = 6.777 ns; Loc. = LC_X19_Y3_N3; Fanout = 4; COMB Node = '74148:inst36\|8~1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { 74148:inst36|8~0 74148:inst36|8~1 } "NODE_NAME" } } { "74148.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74148.bdf" { { 464 672 736 536 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.088 ns) 7.510 ns whatwonto7segment:inst3\|inst13 9 COMB LC_X18_Y3_N4 1 " "Info: 9: + IC(0.645 ns) + CELL(0.088 ns) = 7.510 ns; Loc. = LC_X18_Y3_N4; Fanout = 1; COMB Node = 'whatwonto7segment:inst3\|inst13'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { 74148:inst36|8~1 whatwonto7segment:inst3|inst13 } "NODE_NAME" } } { "whatwonto7segment.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/whatwonto7segment.bdf" { { 368 344 408 416 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(1.622 ns) 11.456 ns whatwonC 10 PIN PIN_90 0 " "Info: 10: + IC(2.324 ns) + CELL(1.622 ns) = 11.456 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'whatwonC'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { whatwonto7segment:inst3|inst13 whatwonC } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { -1024 320 336 -848 "whatwonC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.950 ns ( 34.48 % ) " "Info: Total cell delay = 3.950 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.506 ns ( 65.52 % ) " "Info: Total interconnect delay = 7.506 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.456 ns" { inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 whatwon:inst28|inst25 74148:inst36|8~0 74148:inst36|8~1 whatwonto7segment:inst3|inst13 whatwonC } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.456 ns" { inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} whatwon:inst28|inst25 {} 74148:inst36|8~0 {} 74148:inst36|8~1 {} whatwonto7segment:inst3|inst13 {} whatwonC {} } { 0.000ns 0.894ns 0.550ns 0.140ns 0.537ns 1.307ns 0.570ns 0.539ns 0.645ns 2.324ns } { 0.000ns 0.340ns 0.454ns 0.088ns 0.454ns 0.225ns 0.454ns 0.225ns 0.088ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.456 ns" { inputsdff:inst19|inst9 whowins:inst|inst21~0 whowins:inst|inst21~1 whowins:inst|inst21~2 whowins:inst|inst21~3 whatwon:inst28|inst25 74148:inst36|8~0 74148:inst36|8~1 whatwonto7segment:inst3|inst13 whatwonC } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "11.456 ns" { inputsdff:inst19|inst9 {} whowins:inst|inst21~0 {} whowins:inst|inst21~1 {} whowins:inst|inst21~2 {} whowins:inst|inst21~3 {} whatwon:inst28|inst25 {} 74148:inst36|8~0 {} 74148:inst36|8~1 {} whatwonto7segment:inst3|inst13 {} whatwonC {} } { 0.000ns 0.894ns 0.550ns 0.140ns 0.537ns 1.307ns 0.570ns 0.539ns 0.645ns 2.324ns } { 0.000ns 0.340ns 0.454ns 0.088ns 0.454ns 0.225ns 0.454ns 0.225ns 0.088ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inputsdff:inst19\|inst9 S CLK -3.018 ns register " "Info: th for register \"inputsdff:inst19\|inst9\" (data pin = \"S\", clock pin = \"CLK\") is -3.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.112 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_10 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.547 ns) 2.112 ns inputsdff:inst19\|inst9 2 REG LC_X17_Y4_N6 5 " "Info: 2: + IC(0.435 ns) + CELL(0.547 ns) = 2.112 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.40 % ) " "Info: Total cell delay = 1.677 ns ( 79.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 20.60 % ) " "Info: Total interconnect delay = 0.435 ns ( 20.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.142 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns S 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'S'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/full.bdf" { { 152 -160 8 168 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.918 ns) + CELL(0.089 ns) 5.142 ns inputsdff:inst19\|inst9 2 REG LC_X17_Y4_N6 5 " "Info: 2: + IC(3.918 ns) + CELL(0.089 ns) = 5.142 ns; Loc. = LC_X17_Y4_N6; Fanout = 5; REG Node = 'inputsdff:inst19\|inst9'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.007 ns" { S inputsdff:inst19|inst9 } "NODE_NAME" } } { "inputsdff.bdf" "" { Schematic "C:/Users/Intel/Desktop/LOGICPROJECT/full/inputsdff.bdf" { { 376 336 400 456 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 23.80 % ) " "Info: Total cell delay = 1.224 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.918 ns ( 76.20 % ) " "Info: Total interconnect delay = 3.918 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { S inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { S {} S~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 3.918ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { CLK inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { CLK {} CLK~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 0.435ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { S inputsdff:inst19|inst9 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.142 ns" { S {} S~out0 {} inputsdff:inst19|inst9 {} } { 0.000ns 0.000ns 3.918ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 23:21:23 2019 " "Info: Processing ended: Sat Dec 14 23:21:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
