{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668297809289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668297809294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 18:03:29 2022 " "Processing started: Sat Nov 12 18:03:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668297809294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297809294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab71 -c lab71 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab71 -c lab71" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297809294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668297810024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668297810024 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab71_soc.qsys " "Elaborating Platform Designer system entity \"lab71_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297816037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:38 Progress: Loading lab71/lab71_soc.qsys " "2022.11.12.18:03:38 Progress: Loading lab71/lab71_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297818341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:38 Progress: Reading input file " "2022.11.12.18:03:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297818825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:38 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\] " "2022.11.12.18:03:38 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297818887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module VGA_text_mode_controller_0 " "2022.11.12.18:03:39 Progress: Parameterizing module VGA_text_mode_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.11.12.18:03:39 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module clk_0 " "2022.11.12.18:03:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module hex_digits_pio " "2022.11.12.18:03:39 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.11.12.18:03:39 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module jtag_uart " "2022.11.12.18:03:39 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module key " "2022.11.12.18:03:39 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module keycode " "2022.11.12.18:03:39 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding leds_pio \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding leds_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module leds_pio " "2022.11.12.18:03:39 Progress: Parameterizing module leds_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.11.12.18:03:39 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module nios2_gen2_0 " "2022.11.12.18:03:39 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.11.12.18:03:39 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module onchip_memory2_0 " "2022.11.12.18:03:39 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.11.12.18:03:39 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module sdram " "2022.11.12.18:03:39 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding sdram_pll \[altpll 18.1\] " "2022.11.12.18:03:39 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module sdram_pll " "2022.11.12.18:03:39 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2022.11.12.18:03:39 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module spi_0 " "2022.11.12.18:03:39 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.11.12.18:03:39 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module sysid_qsys_0 " "2022.11.12.18:03:39 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.11.12.18:03:39 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module timer_0 " "2022.11.12.18:03:39 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module usb_gpx " "2022.11.12.18:03:39 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding usb_irq \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding usb_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module usb_irq " "2022.11.12.18:03:39 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Adding usb_rst \[altera_avalon_pio 18.1\] " "2022.11.12.18:03:39 Progress: Adding usb_rst \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing module usb_rst " "2022.11.12.18:03:39 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Building connections " "2022.11.12.18:03:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Parameterizing connections " "2022.11.12.18:03:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:39 Progress: Validating " "2022.11.12.18:03:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297819830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.12.18:03:40 Progress: Done reading input file " "2022.11.12.18:03:40 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297820495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab71_soc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab71_soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab71_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab71_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab71_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab71_soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab71_soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc: Generating lab71_soc \"lab71_soc\" for QUARTUS_SYNTH " "Lab71_soc: Generating lab71_soc \"lab71_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297821884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297823906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_text_mode_controller_0: \"lab71_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\" " "VGA_text_mode_controller_0: \"lab71_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297826933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Starting RTL generation for module 'lab71_soc_hex_digits_pio' " "Hex_digits_pio: Starting RTL generation for module 'lab71_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297826940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_hex_digits_pio --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0003_hex_digits_pio_gen//lab71_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \] " "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_hex_digits_pio --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0003_hex_digits_pio_gen//lab71_soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297826941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Done RTL generation for module 'lab71_soc_hex_digits_pio' " "Hex_digits_pio: Done RTL generation for module 'lab71_soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: \"lab71_soc\" instantiated altera_avalon_pio \"hex_digits_pio\" " "Hex_digits_pio: \"lab71_soc\" instantiated altera_avalon_pio \"hex_digits_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab71_soc_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab71_soc_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab71_soc_jtag_uart --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0004_jtag_uart_gen//lab71_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab71_soc_jtag_uart --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0004_jtag_uart_gen//lab71_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab71_soc_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab71_soc_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab71_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab71_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'lab71_soc_key' " "Key: Starting RTL generation for module 'lab71_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_key --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0005_key_gen//lab71_soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_key --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0005_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0005_key_gen//lab71_soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'lab71_soc_key' " "Key: Done RTL generation for module 'lab71_soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"lab71_soc\" instantiated altera_avalon_pio \"key\" " "Key: \"lab71_soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab71_soc_keycode' " "Keycode: Starting RTL generation for module 'lab71_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_keycode --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0006_keycode_gen//lab71_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_keycode --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0006_keycode_gen//lab71_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab71_soc_keycode' " "Keycode: Done RTL generation for module 'lab71_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab71_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab71_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Starting RTL generation for module 'lab71_soc_leds_pio' " "Leds_pio: Starting RTL generation for module 'lab71_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_leds_pio --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0007_leds_pio_gen//lab71_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \] " "Leds_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_leds_pio --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0007_leds_pio_gen//lab71_soc_leds_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: Done RTL generation for module 'lab71_soc_leds_pio' " "Leds_pio: Done RTL generation for module 'lab71_soc_leds_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_pio: \"lab71_soc\" instantiated altera_avalon_pio \"leds_pio\" " "Leds_pio: \"lab71_soc\" instantiated altera_avalon_pio \"leds_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297827852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab71_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab71_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab71_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab71_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab71_soc_onchip_memory2_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0008_onchip_memory2_0_gen//lab71_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab71_soc_onchip_memory2_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0008_onchip_memory2_0_gen//lab71_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab71_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab71_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab71_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab71_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab71_soc_sdram' " "Sdram: Starting RTL generation for module 'lab71_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab71_soc_sdram --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0009_sdram_gen//lab71_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab71_soc_sdram --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0009_sdram_gen//lab71_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab71_soc_sdram' " "Sdram: Done RTL generation for module 'lab71_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab71_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab71_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297828943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab71_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab71_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297829805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'lab71_soc_spi_0' " "Spi_0: Starting RTL generation for module 'lab71_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297829810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab71_soc_spi_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0012_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0012_spi_0_gen//lab71_soc_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=lab71_soc_spi_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0012_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0012_spi_0_gen//lab71_soc_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297829810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'lab71_soc_spi_0' " "Spi_0: Done RTL generation for module 'lab71_soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"lab71_soc\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"lab71_soc\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab71_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab71_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'lab71_soc_timer_0' " "Timer_0: Starting RTL generation for module 'lab71_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab71_soc_timer_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0014_timer_0_gen//lab71_soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab71_soc_timer_0 --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0014_timer_0_gen//lab71_soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'lab71_soc_timer_0' " "Timer_0: Done RTL generation for module 'lab71_soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"lab71_soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"lab71_soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Starting RTL generation for module 'lab71_soc_usb_gpx' " "Usb_gpx: Starting RTL generation for module 'lab71_soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_usb_gpx --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0015_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0015_usb_gpx_gen//lab71_soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \] " "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_usb_gpx --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0015_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0015_usb_gpx_gen//lab71_soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Done RTL generation for module 'lab71_soc_usb_gpx' " "Usb_gpx: Done RTL generation for module 'lab71_soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: \"lab71_soc\" instantiated altera_avalon_pio \"usb_gpx\" " "Usb_gpx: \"lab71_soc\" instantiated altera_avalon_pio \"usb_gpx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Starting RTL generation for module 'lab71_soc_usb_rst' " "Usb_rst: Starting RTL generation for module 'lab71_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_usb_rst --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0016_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0016_usb_rst_gen//lab71_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \] " "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab71_soc_usb_rst --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0016_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0016_usb_rst_gen//lab71_soc_usb_rst_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Done RTL generation for module 'lab71_soc_usb_rst' " "Usb_rst: Done RTL generation for module 'lab71_soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: \"lab71_soc\" instantiated altera_avalon_pio \"usb_rst\" " "Usb_rst: \"lab71_soc\" instantiated altera_avalon_pio \"usb_rst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297830551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297837296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297837618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297837956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297838288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297838607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297838944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297839265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297839582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297839902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297840222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297840540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297840885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297841207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297841529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297841848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297842163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab71_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab71_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297847829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab71_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab71_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297847833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab71_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab71_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297847837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab71_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab71_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297847846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab71_soc_nios2_gen2_0_cpu --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0019_cpu_gen//lab71_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab71_soc_nios2_gen2_0_cpu --dir=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/RTXON~1/AppData/Local/Temp/alt9309_4740979379439802479.dir/0019_cpu_gen//lab71_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297847846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*) Starting Nios II generation " "Cpu: # 2022.11.12 18:04:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Checking for plaintext license. " "Cpu: # 2022.11.12 18:04:08 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.11.12 18:04:08 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.11.12 18:04:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.11.12 18:04:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Plaintext license not found. " "Cpu: # 2022.11.12 18:04:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.11.12 18:04:08 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.11.12 18:04:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:08 (*)   Creating all objects for CPU " "Cpu: # 2022.11.12 18:04:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:09 (*)   Generating RTL from CPU objects " "Cpu: # 2022.11.12 18:04:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:09 (*)   Creating plain-text RTL " "Cpu: # 2022.11.12 18:04:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.12 18:04:10 (*) Done Nios II generation " "Cpu: # 2022.11.12 18:04:10 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab71_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab71_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297850777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297851406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297851409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297851412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab71_soc: Done \"lab71_soc\" with 45 modules, 70 files " "Lab71_soc: Done \"lab71_soc\" with 45 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297851413 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab71_soc.qsys " "Finished elaborating Platform Designer system entity \"lab71_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297852292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668297852532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/lab71_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/lab71_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc " "Found entity 1: lab71_soc" {  } { { "db/ip/lab71_soc/lab71_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/lab71_soc/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/lab71_soc/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852574 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852584 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852584 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852584 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852584 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab71_soc/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab71_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/lab71_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_hex_digits_pio " "Found entity 1: lab71_soc_hex_digits_pio" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_irq_mapper " "Found entity 1: lab71_soc_irq_mapper" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_jtag_uart_sim_scfifo_w " "Found entity 1: lab71_soc_jtag_uart_sim_scfifo_w" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852647 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_jtag_uart_scfifo_w " "Found entity 2: lab71_soc_jtag_uart_scfifo_w" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852647 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_jtag_uart_sim_scfifo_r " "Found entity 3: lab71_soc_jtag_uart_sim_scfifo_r" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852647 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_jtag_uart_scfifo_r " "Found entity 4: lab71_soc_jtag_uart_scfifo_r" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852647 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_jtag_uart " "Found entity 5: lab71_soc_jtag_uart" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_key " "Found entity 1: lab71_soc_key" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_key.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_keycode " "Found entity 1: lab71_soc_keycode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_keycode.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_leds_pio " "Found entity 1: lab71_soc_leds_pio" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0 " "Found entity 1: lab71_soc_mm_interconnect_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852710 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router " "Found entity 2: lab71_soc_mm_interconnect_0_router" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852716 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_001 " "Found entity 2: lab71_soc_mm_interconnect_0_router_001" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852722 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_002 " "Found entity 2: lab71_soc_mm_interconnect_0_router_002" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852727 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_003 " "Found entity 2: lab71_soc_mm_interconnect_0_router_003" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab71_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668297852729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab71_soc_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852733 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_mm_interconnect_0_router_008 " "Found entity 2: lab71_soc_mm_interconnect_0_router_008" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab71_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0 " "Found entity 1: lab71_soc_nios2_gen2_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab71_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab71_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab71_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab71_soc_nios2_gen2_0_cpu " "Found entity 21: lab71_soc_nios2_gen2_0_cpu" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab71_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_onchip_memory2_0 " "Found entity 1: lab71_soc_onchip_memory2_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_input_efifo_module " "Found entity 1: lab71_soc_sdram_input_efifo_module" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852833 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram " "Found entity 2: lab71_soc_sdram" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab71_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852845 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab71_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852845 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab71_soc_sdram_pll_altpll_vg92" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852845 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71_soc_sdram_pll " "Found entity 4: lab71_soc_sdram_pll" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_spi_0 " "Found entity 1: lab71_soc_spi_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_sysid_qsys_0 " "Found entity 1: lab71_soc_sysid_qsys_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_timer_0 " "Found entity 1: lab71_soc_timer_0" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_gpx " "Found entity 1: lab71_soc_usb_gpx" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/lab71_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/lab71_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71_soc_usb_rst " "Found entity 1: lab71_soc_usb_rst" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297852875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297852875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(112) " "Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for \"Reset_h\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297852875 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668297852890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668297852890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668297852890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab71_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668297852891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab71_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1668297852892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668297853195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(112) " "Verilog HDL or VHDL warning at lab7.sv(112): object \"Reset_h\" assigned a value but never read" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668297853195 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab7.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297853203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc lab71_soc:u0 " "Elaborating entity \"lab71_soc\" for hierarchy \"lab71_soc:u0\"" {  } { { "lab7.sv" "u0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297853211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "vga_text_mode_controller_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297853243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text_avl_interface.sv(110) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853878 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text_avl_interface.sv(111) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853878 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text_avl_interface.sv(126) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(126): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853883 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_text_avl_interface.sv(128) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(128): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853883 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(152) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(152): truncated value with size 8 to match size of target (4)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853903 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(153) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(153): truncated value with size 8 to match size of target (4)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853903 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_text_avl_interface.sv(154) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(154): truncated value with size 8 to match size of target (4)" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297853903 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller\"" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "vga_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297886726 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668297886726 "|lab7|lab71_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom " "Elaborating entity \"font_rom\" for hierarchy \"lab71_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom\"" {  } { { "db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" "font_rom" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/vga_text_avl_interface.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_hex_digits_pio lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab71_soc_hex_digits_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart " "Elaborating entity \"lab71_soc_jtag_uart\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "jtag_uart" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_scfifo_w lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w " "Elaborating entity \"lab71_soc_jtag_uart_scfifo_w\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "the_lab71_soc_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297886968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297886968 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297886968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297887233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297887233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_w:the_lab71_soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_jtag_uart_scfifo_r lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_r:the_lab71_soc_jtag_uart_scfifo_r " "Elaborating entity \"lab71_soc_jtag_uart_scfifo_r\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|lab71_soc_jtag_uart_scfifo_r:the_lab71_soc_jtag_uart_scfifo_r\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "the_lab71_soc_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "lab71_soc_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297887538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297887538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297887538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297887538 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297887538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297887944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab71_soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_key lab71_soc:u0\|lab71_soc_key:key " "Elaborating entity \"lab71_soc_key\" for hierarchy \"lab71_soc:u0\|lab71_soc_key:key\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "key" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_keycode lab71_soc:u0\|lab71_soc_keycode:keycode " "Elaborating entity \"lab71_soc_keycode\" for hierarchy \"lab71_soc:u0\|lab71_soc_keycode:keycode\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "keycode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_leds_pio lab71_soc:u0\|lab71_soc_leds_pio:leds_pio " "Elaborating entity \"lab71_soc_leds_pio\" for hierarchy \"lab71_soc:u0\|lab71_soc_leds_pio:leds_pio\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "leds_pio" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab71_soc_nios2_gen2_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_test_bench lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_test_bench:the_lab71_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_a_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888306 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297888306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297888363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297888363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_a_module:lab71_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_register_bank_b_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_register_bank_b_module:lab71_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888507 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297888507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_break lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_oci_im lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_nios2_ocimem lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888713 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297888713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297888770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297888770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_tck lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab71_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab71_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297888919 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297888919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab71_soc:u0\|lab71_soc_nios2_gen2_0:nios2_gen2_0\|lab71_soc_nios2_gen2_0_cpu:cpu\|lab71_soc_nios2_gen2_0_cpu_nios2_oci:the_lab71_soc_nios2_gen2_0_cpu_nios2_oci\|lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab71_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_onchip_memory2_0 lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab71_soc_onchip_memory2_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297888996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab71_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab71_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668297889005 ""}  } { { "db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668297889005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297889062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297889062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab71_soc:u0\|lab71_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram lab71_soc:u0\|lab71_soc_sdram:sdram " "Elaborating entity \"lab71_soc_sdram\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_input_efifo_module lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module " "Elaborating entity \"lab71_soc_sdram_input_efifo_module\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram:sdram\|lab71_soc_sdram_input_efifo_module:the_lab71_soc_sdram_input_efifo_module\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "the_lab71_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab71_soc_sdram_pll\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_stdsync_sv6 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab71_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_dffpipe_l2c lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab71_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_stdsync_sv6:stdsync2\|lab71_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sdram_pll_altpll_vg92 lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab71_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab71_soc:u0\|lab71_soc_sdram_pll:sdram_pll\|lab71_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_spi_0 lab71_soc:u0\|lab71_soc_spi_0:spi_0 " "Elaborating entity \"lab71_soc_spi_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_spi_0:spi_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "spi_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_sysid_qsys_0 lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab71_soc_sysid_qsys_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_timer_0 lab71_soc:u0\|lab71_soc_timer_0:timer_0 " "Elaborating entity \"lab71_soc_timer_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_timer_0:timer_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "timer_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_gpx lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab71_soc_usb_gpx\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_gpx:usb_gpx\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_usb_rst lab71_soc:u0\|lab71_soc_usb_rst:usb_rst " "Elaborating entity \"lab71_soc_usb_rst\" for hierarchy \"lab71_soc:u0\|lab71_soc_usb_rst:usb_rst\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "usb_rst" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "key_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297889976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 2915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 3540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 3581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab71_soc_mm_interconnect_0_router\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 4722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router:router\|lab71_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 4738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_001_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\|lab71_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_001:router_001\|lab71_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 4754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_002_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_002:router_002\|lab71_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_003 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_003\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_003_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\|lab71_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_003:router_003\|lab71_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_008 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_008\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "router_008" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_router_008_default_decode lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\|lab71_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab71_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_router_008:router_008\|lab71_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_demux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_cmd_mux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_demux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_demux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 5654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_mux lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_rsp_mux_001 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab71_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_rsp_mux_001.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668297890931 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668297890931 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668297890931 "|lab7|lab71_soc:u0|lab71_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297890990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab71_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_006 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0.v" 6723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab71_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71_soc_irq_mapper lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab71_soc_irq_mapper\" for hierarchy \"lab71_soc:u0\|lab71_soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab71_soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab71_soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab71_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab71_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/lab71_soc/lab71_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/lab71_soc.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297891242 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668297893992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.12.18:04:56 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.11.12.18:04:56 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297896354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297898047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297898127 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297900530 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668297901187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901525 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668297901574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668297901574 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab71_soc:u0\|lab71_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668297928542 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668297928542 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668297977674 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1668297978205 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1668297978205 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1668297978205 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1668297978205 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram.v" 356 -1 0 } } { "db/ip/lab71_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" 243 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" 132 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_jtag_uart.v" 398 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_spi_0.v" 253 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab71_soc/submodules/lab71_soc_timer_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/lab71_soc_timer_0.v" 181 -1 0 } } { "db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/db/ip/lab71_soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668297978527 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668297978528 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668297997767 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668297997767 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668297997767 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668297997767 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1668297997767 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668297997768 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668297997768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668297999595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "325 " "325 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668298058197 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668298059180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668298059180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668298059278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab71/lab71.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab71/lab71.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668298060530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668298063803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668298063803 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab71/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668298066523 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668298066523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73179 " "Implemented 73179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668298066524 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668298066524 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668298066524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72888 " "Implemented 72888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668298066524 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668298066524 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668298066524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668298066524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7096 " "Peak virtual memory: 7096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668298066665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 18:07:46 2022 " "Processing ended: Sat Nov 12 18:07:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668298066665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:17 " "Elapsed time: 00:04:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668298066665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:40 " "Total CPU time (on all processors): 00:04:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668298066665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668298066665 ""}
