Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:18:56 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_67/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.794      -24.027                     40                 1315       -0.032       -0.275                     14                 1315        1.725        0.000                       0                  1295  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.794      -24.027                     40                 1315       -0.032       -0.275                     14                 1315        1.725        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           40  Failing Endpoints,  Worst Slack       -0.794ns,  Total Violation      -24.027ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.275ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 genblk1[63].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.864ns (40.495%)  route 2.739ns (59.505%))
  Logic Levels:           20  (CARRY8=11 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 5.329 - 4.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.000ns, distribution 0.787ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.000ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.787     1.733    genblk1[63].reg_in/clk_IBUF_BUFG
    SLICE_X115Y524       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y524       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.812 r  genblk1[63].reg_in/reg_out_reg[2]/Q
                         net (fo=6, estimated)        0.120     1.932    genblk1[63].reg_in/x_reg[63][2]
    SLICE_X115Y524       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.030 r  genblk1[63].reg_in/z__0_carry_i_12__5/O
                         net (fo=1, routed)           0.009     2.039    conv/mul38/reg_out[1]_i_172[1]
    SLICE_X115Y524       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     2.153 r  conv/mul38/z__0_carry/O[2]
                         net (fo=2, estimated)        0.266     2.419    conv/add000077/reg_out[1]_i_218_0[2]
    SLICE_X114Y521       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.508 r  conv/add000077/reg_out[1]_i_170/O
                         net (fo=1, routed)           0.011     2.519    conv/add000077/reg_out[1]_i_170_n_0
    SLICE_X114Y521       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.674 r  conv/add000077/reg_out_reg[1]_i_80/CO[7]
                         net (fo=1, estimated)        0.026     2.700    conv/add000077/reg_out_reg[1]_i_80_n_0
    SLICE_X114Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.756 r  conv/add000077/reg_out_reg[1]_i_210/O[0]
                         net (fo=1, estimated)        0.264     3.020    conv/add000077/reg_out_reg[1]_i_210_n_15
    SLICE_X115Y522       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     3.055 r  conv/add000077/reg_out[1]_i_218/O
                         net (fo=1, routed)           0.009     3.064    conv/add000077/reg_out[1]_i_218_n_0
    SLICE_X115Y522       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.302 r  conv/add000077/reg_out_reg[1]_i_108/O[5]
                         net (fo=1, estimated)        0.334     3.636    conv/add000077/reg_out_reg[1]_i_108_n_10
    SLICE_X120Y523       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     3.671 r  conv/add000077/reg_out[1]_i_45/O
                         net (fo=1, routed)           0.011     3.682    conv/add000077/reg_out[1]_i_45_n_0
    SLICE_X120Y523       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     3.809 r  conv/add000077/reg_out_reg[1]_i_13/O[6]
                         net (fo=2, estimated)        0.219     4.028    conv/add000077/reg_out_reg[1]_i_13_n_9
    SLICE_X121Y524       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.079 r  conv/add000077/reg_out[21]_i_62/O
                         net (fo=1, routed)           0.022     4.101    conv/add000077/reg_out[21]_i_62_n_0
    SLICE_X121Y524       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     4.159 r  conv/add000077/reg_out_reg[21]_i_29/O[5]
                         net (fo=2, estimated)        0.381     4.540    conv/add000077/reg_out_reg[21]_i_29_n_10
    SLICE_X123Y524       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.593 r  conv/add000077/reg_out[16]_i_38/O
                         net (fo=1, routed)           0.015     4.608    conv/add000077/reg_out[16]_i_38_n_0
    SLICE_X123Y524       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.725 r  conv/add000077/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, estimated)        0.026     4.751    conv/add000077/reg_out_reg[16]_i_29_n_0
    SLICE_X123Y525       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.807 r  conv/add000077/reg_out_reg[21]_i_20/O[0]
                         net (fo=1, estimated)        0.176     4.983    conv/add000077/reg_out_reg[21]_i_20_n_15
    SLICE_X122Y524       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.019 r  conv/add000077/reg_out[16]_i_12/O
                         net (fo=1, routed)           0.010     5.029    conv/add000077/reg_out[16]_i_12_n_0
    SLICE_X122Y524       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.144 r  conv/add000077/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, estimated)        0.026     5.170    conv/add000077/reg_out_reg[16]_i_2_n_0
    SLICE_X122Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.252 r  conv/add000077/reg_out_reg[21]_i_3/O[3]
                         net (fo=3, estimated)        0.398     5.650    conv/add000073/reg_out_reg[21][0]
    SLICE_X119Y526       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.701 r  conv/add000073/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     5.726    conv/add000077/reg_out_reg[21]_0[0]
    SLICE_X119Y526       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.910 r  conv/add000077/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.127     6.037    reg_out/a[21]
    SLICE_X120Y525       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     6.072 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.264     6.336    reg_out/reg_out[21]_i_1_n_0
    SLICE_X120Y526       FDRE                                         r  reg_out/reg_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.673     5.329    reg_out/clk_IBUF_BUFG
    SLICE_X120Y526       FDRE                                         r  reg_out/reg_out_reg[15]/C
                         clock pessimism              0.324     5.652    
                         clock uncertainty           -0.035     5.617    
    SLICE_X120Y526       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     5.543    reg_out/reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 -0.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 demux/genblk1[37].z_reg[37][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[37].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.693ns (routing 0.000ns, distribution 0.693ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.000ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.693     1.349    demux/clk_IBUF_BUFG
    SLICE_X122Y532       FDRE                                         r  demux/genblk1[37].z_reg[37][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y532       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.407 r  demux/genblk1[37].z_reg[37][3]/Q
                         net (fo=1, estimated)        0.075     1.482    genblk1[37].reg_in/D[3]
    SLICE_X124Y532       FDRE                                         r  genblk1[37].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, estimated)     0.829     1.775    genblk1[37].reg_in/clk_IBUF_BUFG
    SLICE_X124Y532       FDRE                                         r  genblk1[37].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.323     1.452    
    SLICE_X124Y532       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.514    genblk1[37].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X115Y526  demux/genblk1[38].z_reg[38][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y523  demux/genblk1[33].z_reg[33][0]/C



