{
  "CLKRST": {
    "Register": {
      "CLKRST_FRO_CTL": {
        "Offset": 0,
        "Description": "Free-Running Oscillator (FRO) Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0001FF01",
        "Write Mask": "0x0001FF01",
        "Reset Value": "0x00005A01",
        "Bits": {
          "FRO_FTRIM_COARSE": {
            "Position": [
              12,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "FRO Free-Running Oscillator Coarse Frequency Trim%%0A100KHz per step at 18MHz.%%0A5'h0F: 450KHz",
            "Defines": "oport=o_reg_fro_ftrim_coarse"
          },
          "FRO_FTRIM_FINE": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "FRO Free-Running Oscillator Fine Frequency Trim%%0A140KHz per step at 18MHz.%%0A4'h5:50KHz",
            "Defines": "oport=o_reg_fro_ftrim_fine"
          },
          "FRO_HW_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reserved. Use CLKRST_CLK_SRC_EN.FRO_EN instead.%%0AFRO Free-Running Oscillator Enable. FRO is expected to self-start after power-up.%%0A1'b1: Enables the FRO.%%0A1'b0: Disables the FRO."
          }
        }
      },
      "CLKRST_LSO_TRIM": {
        "Offset": 8,
        "Description": "Low-Speed Oscillator (LSO) Trim Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x000002EE",
        "Bits": {
          "LSO_FREQ_ADJ": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000002EE",
            "Comment": "LSO Low-Speed Oscillator Frequency Adjustment Trim%%0A12'd750: Number of OSC_CLK (24MHz) clock cycles per LSO clock cycle.%%0A12'd0 to 12'h4095, except for 12'd750: Reserved for Manufacturing."
          }
        }
      },
      "SYSCLK_SYS_CTRL_0": {
        "Offset": 16,
        "Description": "SysClk CTRL 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000010FF",
        "Write Mask": "0x000010FF",
        "Reset Value": "0x000010FC",
        "Bits": {
          "SYSCLK_PLL_RST": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "System PLL reset"
          },
          "REFCLK_PD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "SysClk reference clock powerdown selects[0] - SysClk ref clock powerdown[1] - Test ref clock powerdown[2] - DP Rx ref clock powerdown[3] - USB ref clock powerdown[4] - ABE TX0 ref clock powerdown[5] - VID TX0 ref clock powerdown[6] - ABE TX1 ref clock powerdown[7] - VID TX1 ref clock powerdown",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_PD"
          }
        }
      },
      "SYSCLK_SYS_CTRL_1": {
        "Offset": 20,
        "Description": "SysClk CTRL 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x08411308",
        "Bits": {
          "REFCLK_ABE_TX1_DIVSEL": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "ABE 1 ref clock divide select[2:0] -> First Divider :'h0 : Div1=/4, 3'h1 : Div1=/5,'h2 : Div1=/6, 3'h3 : Div1=/2, 3'h5 : Div1=/3[5:3] -> Second divider :'h0 : Div2=/4, 3'h1 : Div2=/5,'h2 : Div2=/6, 3'h3 : Div2=/2, 3'h5 : Div2=/3[6]: 1'b0 - Div1 only, 1'b1 - Div1*Div2",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_ABE_TX1_DIVSEL"
          },
          "REFCLK_ABE_TX0_DIVSEL": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000041",
            "Comment": "ABE 0 ref clock divide select[2:0] -> First Divider :'h0 : Div1=/4, 3'h1 : Div1=/5,'h2 : Div1=/6, 3'h3 : Div1=/2, 3'h5 : Div1=/3[5:3] -> Second divider :'h0 : Div2=/4, 3'h1 : Div2=/5,'h2 : Div2=/6, 3'h3 : Div2=/2, 3'h5 : Div2=/3[6]: 1'b0 - Div1 only, 1'b1 - Div1*Div2",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_ABE_TX0_DIVSEL"
          },
          "REFCLK_USB_DIVSEL": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000013",
            "Comment": "USB ref clock divide select & PD controls[2:0] :  3'h0 : Div /4'h1 : Div /5, 3'h2 : Div /6'h3 : Div /2, 3'h5 : Div /3[3] : Alternate PD for USB RefClk[4] : Alternate PD for LFPS RefClk[6:5] - unused",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_USB_DIVSEL"
          },
          "REFCLK_DP_RX_DIVSEL": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DP RX ref clock divide select[2:0] :  3'h0 : Div /4'h1 : Div /5, 3'h2 : Div /6'h3 : Div /2, 3'h5 : Div /3[6:3] - unused",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_DP_RX_DIVSEL"
          }
        }
      },
      "SYSCLK_SYS_CTRL_2": {
        "Offset": 24,
        "Description": "SysClk CTRL 2",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x59192942",
        "Bits": {
          "REFCLK_TEST_DIVSEL": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000059",
            "Comment": "Test clock divider select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details.",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_TEST_DIVSEL"
          },
          "REFCLK_SYS_DIVSEL": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "System clock divider select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details.",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_SYS_DIVSEL"
          },
          "REFCLK_VID_TX1_DIVSEL": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000029",
            "Comment": "TX1 video PLL ref clock divide Select%%0ASee REFCLK_VID_TX0_DIVSEL for freq control details.",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_VID_TX1_DIVSEL"
          },
          "REFCLK_VID_TX0_DIVSEL": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000042",
            "Comment": "TX0 video PLL ref clock divide select%%0ADIVSEL: Clock (MHz)%%0A7'h59: 600.0%%0A7'h42: 500.0%%0A7'h18: 375.0%%0A7'h19: 300.0%%0A7'h28: 250.0%%0A7'h29: 200.0%%0A7'h00: 187.5%%0A7'h2A: 166.7%%0A7'h01: 150.0%%0A7'h02: 125.0%%0A7'h09: 120.0%%0A7'h0A: 100.0%%0A7'h12: 083.3",
            "Defines": "oport=o_reg_SYSCLK_REFCLK_VID_TX0_DIVSEL"
          }
        }
      },
      "SYSCLK_SYS_CTRL_3": {
        "Offset": 28,
        "Description": "SysClk CTRL 4",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000061",
        "Bits": {
          "XOSC_RETCIN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Xtal Osc Retention",
            "Defines": "oport=o_reg_SYSCLK_XOSC_RETCIN"
          },
          "XOSC_GMSEL": {
            "Position": [
              3,
              6
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Xtal Osc Gain Margin Select",
            "Defines": "oport=o_reg_SYSCLK_XOSC_GMSEL"
          },
          "XOSC_INTERNAL_RES": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Xtal Osc Internal Resistor Select",
            "Defines": "oport=o_reg_SYSCLK_XOSC_INTERNAL_RES"
          },
          "XOSC_BYPASS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Xtal Osc Bypass Select",
            "Defines": "oport=o_reg_SYSCLK_XOSC_BYPASS"
          },
          "XOSC_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Xtal Osc Enable"
          }
        }
      },
      "SYSCLK_DP_SYS_SSDSM_0": {
        "Offset": 32,
        "Description": "SSDSM CTRL 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x001FFFFF",
        "Reset Value": "0x001C485E",
        "Bits": {
          "DP_SSDSM_LCK_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "SSC module SSDSM lock reset",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_LCK_RST"
          },
          "DP_SSDSM_RESET": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "SSC module SSDSM reset",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_RESET"
          },
          "DP_SSDSM_SSC_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Global SSC enable",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_SSC_EN"
          },
          "DP_SSDSM_OFFSET_HI": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SSC parameters MSB - Modulation offset MSB, see above",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_OFFSET_HI"
          },
          "DP_SSDSM_DEV": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "SSC modulation deviation'h7: 7000ppm'h6: 6000ppm'h5: 5000ppm'h4: 4000ppm'h3: 3000ppm'h2: 2000ppm",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_DEV"
          },
          "DP_SSDSM_FREQ": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000085E",
            "Comment": "SSC modulation frequency'd2044: 33 KHz'd2076: 32.5 KHz'd2108: 32 KHz'd2142: 31.5 KHz - default'd2176: 31 KHz'd2212: 30.5 KHz'd2249: 30 KHz",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_FREQ"
          }
        }
      },
      "SYSCLK_DP_SYS_SSDSM_1": {
        "Offset": 36,
        "Description": "SysClk SSDSM 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00008083",
        "Bits": {
          "DP_SSDSM_OFFSET_LO": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00008083",
            "Comment": "SSC modulation offset[SSDSM_OFFSET_HI, SSDSM_OFFSET_LO]'h38000: 0ppm'h38042: 200ppm'h38083: 400ppm'h380C5: 600ppm'h38106: 800ppm'h38148: 1000ppm'h38189: 1200ppm'h381CB: 1400ppm",
            "Defines": "oport=o_reg_SYSCLK_DP_SSDSM_OFFSET_LO"
          }
        }
      },
      "SYSCLK_USB_SYS_SSDSM_0": {
        "Offset": 40,
        "Description": "SSDSM CTRL 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x001FFFFF",
        "Reset Value": "0x001C485E",
        "Bits": {
          "USB_SSDSM_LCK_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "SSC module SSDSM lock reset",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_LCK_RST"
          },
          "USB_SSDSM_RESET": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "SSC module SSDSM reset",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_RESET"
          },
          "USB_SSDSM_SSC_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Global SSC enable",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_SSC_EN"
          },
          "USB_SSDSM_OFFSET_HI": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SSC parameters MSB - Modulation offset MSB, see above",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_OFFSET_HI"
          },
          "USB_SSDSM_DEV": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "SSC modulation deviation'h7: 7000ppm'h6: 6000ppm'h5: 5000ppm'h4: 4000ppm'h3: 3000ppm'h2: 2000ppm",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_DEV"
          },
          "USB_SSDSM_FREQ": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000085E",
            "Comment": "SSC modulation frequency'd2044: 33 KHz'd2076: 32.5 KHz'd2108: 32 KHz'd2142: 31.5 KHz - default'd2176: 31 KHz'd2212: 30.5 KHz'd2249: 30 KHz",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_FREQ"
          }
        }
      },
      "SYSCLK_USB_SYS_SSDSM_1": {
        "Offset": 44,
        "Description": "SysClk SSDSM 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00008083",
        "Bits": {
          "USB_SSDSM_OFFSET_LO": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00008083",
            "Comment": "SSC modulation offset[SSDSM_OFFSET_HI, SSDSM_OFFSET_LO]'h38000: 0ppm'h38042: 200ppm'h38083: 400ppm'h380C5: 600ppm'h38106: 800ppm'h38148: 1000ppm'h38189: 1200ppm'h381CB: 1400ppm",
            "Defines": "oport=o_reg_SYSCLK_USB_SSDSM_OFFSET_LO"
          }
        }
      },
      "SYSCLK_HSPLL_CTRL_0": {
        "Offset": 48,
        "Description": "HSPLL CTRL 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x1F3F7F0F",
        "Write Mask": "0x1F3F7F0F",
        "Reset Value": "0x00000008",
        "Bits": {
          "HSPLL_REGBYP": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "QP regulator bypass",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_REGBYP"
          },
          "HSPLL_RESTRIM": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regulator resistor trim - use main BGR value",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_RESTRIM"
          },
          "HSPLL_RESERVED_0": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_RESERVED_0"
          },
          "HSPLL_VCTRL_TEST": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local enable for VCTRL test node"
          },
          "HSPLL_TESTDRV_DIG": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital test output enable",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_TESTDRV_DIG"
          },
          "HSPLL_TESTDRV_ANA": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Need to update - Test output select: resistor grounding, n-p=R=4.43k: vdd/vss noise testing, p-vss, n-vdd: standard vt ring osc: pll refclk (270MHz): pll fbclk (270MHz): pll vc testing, p-vc, n-vdd: bg 50uA (outp), p-pll bias, n-TCI test current: TCI PLL analog test out",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_TESTDRV_ANA"
          },
          "HSPLL_QPREF": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "QP bias control for HSPLL: Igm bias: Ir bias",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QPREF"
          },
          "HSPLL_REFDIV_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Ref input clock divider: 1'b0 = Div1",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_REFDIV_EN"
          },
          "HSPLL_REFSEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Reference clock selectPLL only: Ref clock from system PLL: Ref clock from Vid PLL",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_REFSEL"
          },
          "HSPLL_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Power down",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PD"
          }
        }
      },
      "SYSCLK_HSPLL_CTRL_1": {
        "Offset": 52,
        "Description": "HSPLL CTRL 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xBFFFF3FF",
        "Write Mask": "0xBFFFF3FF",
        "Reset Value": "0x24C1D154",
        "Bits": {
          "HSPLL_PLL_PDN_INT": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL powerdown control",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PLL_PDN_INT"
          },
          "HSPLL_CKGEN_INT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL Clkgen module enable",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_CKGEN_INT"
          },
          "HSPLL_PLL_RST_INT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force PLL open loop for VCO testing. QP off.",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PLL_RST_INT"
          },
          "HSPLL_CMLMUX_CTRL": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Increase current from 1mA default to 1.4mA",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_CMLMUX_CTRL"
          },
          "HSPLL_PLL_QP_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL charge pump enable",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PLL_QP_EN"
          },
          "HSPLL_LPFR_DN_INT": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LPF resistor setting. Refer to LPFR_UP_INT.",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_LPFR_DN_INT"
          },
          "HSPLL_LPFR_UP_INT": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LPFR_ADJ LPFR_DN_INT LPFR_UP_INT Resistance         00          11     500ohm         01          11     600ohm         00          01     700ohm         00          01     800ohm",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_LPFR_UP_INT"
          },
          "HSPLL_VCTRL": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL Vc setting. LSB 5b binary, MSB thermo.PLL reset, PLL Vc forced to this value.testing, configuring this reg and measuring Vc fromdriver gives the fosc-Vc"
          },
          "HSPLL_LPFR_ADJ": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LPF Resistor value adjust",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_LPFR_ADJ"
          },
          "HSPLL_IPREDRVCTRL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL final main driver current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_IPREDRVCTRL"
          },
          "HSPLL_ICMLMUXCTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL clkgen current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_ICMLMUXCTRL"
          },
          "HSPLL_ICMLDIVCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL d2s current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_ICMLDIVCTRL"
          },
          "HSPLL_ICMLBUFCTRL": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL osc buffer current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_ICMLBUFCTRL"
          },
          "HSPLL_PULL_VC": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset PLL",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PULL_VC"
          },
          "HSPLL_IPLLCTRL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "PLL global bias control: 50%%, 001: 62.5%%, 010: 75%%, 011: 87.5%%: 100%%, 101: 112.5%%, 110: 125%%, 111: 137.5%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_IPLLCTRL"
          }
        }
      },
      "SYSCLK_HSPLL_CTRL_2": {
        "Offset": 56,
        "Description": "HSPLL CTRL 2",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x17F7FFFF",
        "Write Mask": "0x17F7FFFF",
        "Reset Value": "0x038400F0",
        "Bits": {
          "HSPLL_MODE": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mode sel for PLL post-divider, 0: PLLDIVEXT, 1: OUTDIVINT",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_MODE"
          },
          "HSPLL_PLLDIVEXT": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.external mode to work: MODE=0: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_PLLDIVEXT"
          },
          "HSPLL_REFCLK_DIV": {
            "Position": [
              21,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "HSPLL RefClk Input Divide Selection'b100 : /2, 3'b110 : /3, 3'b010 : /4, 3'b011 : /5",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_REFCLK_DIV"
          },
          "HSPLL_IGM_BIAS_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Igm bias enable",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_IGM_BIAS_EN"
          },
          "HSPLL_CMLBUF_CTRL": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CML buffer swing setting:: 100, 001: 150, 010: 200, 011: 250: 300, 101: 350, 110: 400, 111: 450",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_CMLBUF_CTRL"
          },
          "HSPLL_QP2_LOWBIAS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 low bias option: 100%%: 80%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QP2_LOWBIAS"
          },
          "HSPLL_QP_LOWBIAS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump1 low bias option: 100%%: 80%%",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QP_LOWBIAS"
          },
          "HSPLL_IQP2IN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 input current: 50uA, 1: 25uA",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_IQP2IN"
          },
          "HSPLL_IQPIN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump1 input current: 50uA, 1: 25uA",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_IQPIN"
          },
          "HSPLL_QP2_CTRL": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QP2_CTRL"
          },
          "HSPLL_QP_CTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "PLL charge pump1 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QP_CTRL"
          },
          "HSPLL_QP2ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "2nd charge pump enable",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_QP2ENABLE"
          },
          "HSPLL_OUTDIVINT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.internal mode to work: MODE=1: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_OUTDIVINT"
          }
        }
      },
      "SYSCLK_HSPLL_CTRL_3": {
        "Offset": 60,
        "Description": "HSPLL CTRL 3",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x000002DB",
        "Bits": {
          "HSPLL_FBDIV": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x000002DB",
            "Comment": "HSPLL feedback divider select[2:0] 3rd Divider :'h4 : /2, 3'h6: /3, 3'h2: /4, 3'h3 : /5[5:3] 2nd Divider[8:6] 1st Divider[9] 1'b0: No 3rd Divider, 1'b1: Yes 3rd Dividerx110: /8x118: /10x336: /18x3b6: /27x31c: /20x332: /24x0d8: /25x31a: /40x2db: /125",
            "Defines": "oport=o_reg_SYSCLK_HSPLL_FBDIV"
          }
        }
      },
      "CORE_PLL_CTRL_0": {
        "Offset": 64,
        "Description": "CORE_PLL Control Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFF7F7FFF",
        "Write Mask": "0xFF7F7FFF",
        "Reset Value": "0x00683381",
        "Bits": {
          "CORE_PLL_TM_PLL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL Test Mode to select signal for AMON/DMON.%%0AOne-hot encoded. FW must only set at most, only 1-bit AMON on/high at any time.%%0AThe DMON bits [7:4] are reserved to 0.%%0Abits [7:4] DMON signal enable (Reserved to 0).%%0ABits [3:0] AMON signal enable (must only set at most, only 1-bit high at any time).%%0A3: vcpreg: 0.85 Typ%%0A2: vcoreg: 0.85 Typ%%0A1: vctln_buf: 0.45 Typ%%0A0: vctln_buf: 0.45 Typ"
          },
          "CORE_PLL_FREQ_SEL": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "CORE_PLL Calibration Frequency Select%%0A3'd6: Calibration Divider selector of VCO /7: 168Mhz.%%0AAll other values. Reserved for Manufacturing Use.",
            "Defines": "oport=o_reg_core_pll_freq_sel"
          },
          "CORE_PLL_VCO_REG_TRIM": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "CORE_PLL Voltage Controlled Oscillator (VCO) Regulator Voltage Trim",
            "Defines": "oport=o_reg_core_pll_vco_reg_trim"
          },
          "CORE_PLL_LPF_RES_TRIM": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "CORE_PLL Loop Filter (LPF) Damping Resistor Trim%%0A3'b011: 5k",
            "Defines": "oport=o_reg_core_pll_lpf_res_trim"
          },
          "CORE_PLL_EN_VCTRL_BUF": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL Enable/select buffers for the two differential VCO Control (VCTRL) voltages to AMON and IVMON.",
            "Defines": "oport=o_reg_core_pll_en_vctrl_buf"
          },
          "CORE_PLL_CPBIAS_TRIM": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "CORE_PLL Charge Pump (CP) Bias Current Trim%%0A3'b011: 92u",
            "Defines": "oport=o_reg_core_pll_cpbias_trim"
          },
          "CORE_PLL_CP_REG_TRIM": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "CORE_PLL Charge Pump (CP) Regulator Voltage Trim",
            "Defines": "oport=o_reg_core_pll_cp_reg_trim"
          },
          "CORE_PLL_EN_LOW_BW": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL Enable/select Low Bandwidth.",
            "Defines": "oport=o_reg_core_pll_en_low_bw"
          },
          "CORE_PLL_SOFT_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Internal to the RISCV_CLK_RST Controller, CORE_PLL Software Reset combines with ASYNC_L0_RST_N (RESET_N-pin & PWR_OK) Hardware Reset to produce CORE_PLL_RST_N."
          },
          "CORE_PLL_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "CORE_PLL Power Down%%0A1'b1: Power Down%%0A1'b0: Power Up",
            "Defines": "oport=o_reg_core_pll_pd"
          }
        }
      },
      "CORE_PLL_CTRL_1": {
        "Offset": 68,
        "Description": "CORE_PLL Phase Lock Loop Control Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFF3FF00F",
        "Write Mask": "0xFF3FF00F",
        "Reset Value": "0x0E0E6004",
        "Bits": {
          "CORE_PLL_LVDS_PLL_REF_CLK_INV_RIGHT": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CORE_PLL LVDS_PLL Reference Clock Right-side. LVDS PLL Reference Clock high phase must be >= 50%%.",
            "Defines": "oport=o_reg_core_pll_lvds_clk_inv_right"
          },
          "CORE_PLL_LVDS_PLL_REF_CLK_INV_LEFT": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CORE_PLL LVDS_PLL Reference Clock Right-side. LVDS PLL Reference Clock high phase must be >= 50%%.",
            "Defines": "oport=o_reg_core_pll_lvds_clk_inv_left"
          },
          "CORE_PLL_LVDS_PLL_REF_CLK_RIGHT_DIV": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x0000000E",
            "Comment": "CORE_PLL LVDS_PLL Reference Clock Right-side Frequency Divider. Frequency is VCO/(N/2)/2.%%0A6'd14: 100MHz%%0A6'd7 - 6'd0: Reserved. FW must not use these values.",
            "Defines": "oport=o_reg_core_pll_lvds_clk_right_div"
          },
          "CORE_PLL_LVDS_PLL_REF_CLK_LEFT_DIV": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x0000000E",
            "Comment": "CORE_PLL LVDS_PLL Reference Clock Left-side Frequency Divider. Frequency is VCO/(N/2)/2.%%0A6'd14: 100MHz%%0A6'd7 - 6'd0: Reserved. FW must not use these values.",
            "Defines": "oport=o_reg_core_pll_lvds_clk_left_div"
          },
          "CORE_PLL_DISPLAY_CLK_DIV": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "CORE_PLL Display Clock Frequency Divider Frequency is VCO/(N/2)/2.%%0A4'd6: 233MHz%%0A4'd5 - 6'd0: Reserved. FW must not use these values.",
            "Defines": "oport=o_reg_core_pll_display_clk_div"
          },
          "CORE_PLL_CLK_DIV": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CORE_PLL Core CPU Clock Frequency Divider. Frequency is VCO/(N/2)/2.%%0A4'd4: 350MHz%%0A4'd3 - 6'd0: Reserved. FW must not use these values.",
            "Defines": "oport=o_reg_core_pll_clk_div"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_0": {
        "Offset": 80,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFF003F",
        "Write Mask": "0xFFFF003F",
        "Reset Value": "0x00050020",
        "Bits": {
          "CORE_PLL_CAL_LOCK_DET_ERR_ALLOW": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "CORE_PLL_CAL Lock Detect Tolerance of the Error Allowed. For example: if Lock_detect time is fixed at 500 cycles, PLL_CLK_RATIO=9, it is expected to count to 4500, then 5 means 0.1%% of the error range.%%0A16'd 5: default value",
            "Defines": "oport=lock_det_err_allow, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_LOCK_LOOP_MAX": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Maximum number of Lock Loop iterations/attempts.%%0A 6'd 32: default value",
            "Defines": "oport=lock_loop_max, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_1": {
        "Offset": 84,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FF01",
        "Write Mask": "0x0000FF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_CAL_PLL_TRIM_OVERWRITE": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Trim Overwrite value.",
            "Defines": "oport=pll_trim_overwrite, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_PLL_TRIM_OVERWRITE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Trim overwrite enable. If high, force cal_on to low and cal_done to high. Note that FW must not enable/disable CORE_PLL_CAL_PLL_TRIM_OVERWRITE_EN at the same time as changing CORE_PLL_CAL_EN.",
            "Defines": "oport=pll_trim_overwrite_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_2": {
        "Offset": 88,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 2",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000080",
        "Bits": {
          "CORE_PLL_CAL_T_CLK_STABLE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Time (in terms of 24MHz REF_CLK cycles) to idle before the start of PLL Calibration%%0A16'd 128: default value",
            "Defines": "oport=t_clk_stable, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_3": {
        "Offset": 92,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 3",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x006401F4",
        "Bits": {
          "CORE_PLL_CAL_T_PLL_FB": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000064",
            "Comment": "Wait time between each calibration in units of REF_CLK cycles.%%0A16'd 100 default value",
            "Defines": "oport=t_pll_fb, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_T_PLL_CAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000001F4",
            "Comment": "Time of each calibration in units of REF_CLK cycles.%%0A16'd 500 default value%%0ANote that 16'd4 - 16'd0 are reserved.",
            "Defines": "oport=t_pll_cal, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_4": {
        "Offset": 96,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 4",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x00230020",
        "Bits": {
          "CORE_PLL_CAL_ERR_ALLOW": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000023",
            "Comment": "CORE_PLL_CAL Tolerance of the Error Allowed.%%0AFor example: if T_PLL_CAL=500, PLL_CLK_RATIO=7, it is expected to count to 3500, 35 then means 1%% of the error range.",
            "Defines": "oport=pll_cal_err_allow, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_PLL_LOOP_MAX": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Maximum number of Calibration Loop iterations/attempts.%%0A8'd 32: default value",
            "Defines": "oport=pll_loop_max, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_CTRL_5": {
        "Offset": 100,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Control Register 5",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x001FFF07",
        "Write Mask": "0x001FFF07",
        "Reset Value": "0x00075200",
        "Bits": {
          "CORE_PLL_CAL_PLL_CLK_RATIO": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "CAL_CLK to REF_CLK ratio.%%0A5'd 7: default value. Example: 168MHz/24MHz.",
            "Defines": "oport=pll_clk_ratio, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_PLL_TRIM_INIT": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000052",
            "Comment": "CORE_PLL_CAL PLL VCO Trim Initial Value%%0A8'd 82: default value",
            "Defines": "oport=pll_trim_int, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_LOCK_DET_SSG_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables PLL Lock Detection with SSG mode. The present lock detection result is compared relative to the previous lock detection result.",
            "Defines": "oport=ssg_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_LOCK_DET_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables PLL Lock Detection operation. Note that for -A0 Silicon: PLL_CAL must first have previously reached completion (without the use of pll_trim_overwrite_en).",
            "Defines": "oport=lock_det_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          },
          "CORE_PLL_CAL_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables PLL CAL operation. Note that for -A0 Silicon, after power-up RESET_N goes high, there is automatic calibration start (it does not need pll_cal_en pulse).",
            "Defines": "oport=pll_cal_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_cal_top"
          }
        }
      },
      "CORE_PLL_CAL_STS_0": {
        "Offset": 104,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 0",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0007FF07",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_CAL_LOCK_DET_TIMEOUT": {
            "Position": [
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates LOCK_DET reached the maximum number of the lock-detection loop/iterations allowed, CORE_PLL_CAL_LOCK_LOOP_MAX."
          },
          "CORE_PLL_CAL_LOCK_DET_DONE": {
            "Position": [
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates LOCK_DET  is done/locked."
          },
          "CORE_PLL_CAL_LOCK_DET_ON": {
            "Position": [
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates LOCK_DET is in progress."
          },
          "CORE_PLL_CAL_TRIM": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "PLL_CAL to CORE_PLL CAL_TRIM bus monitor. For debug use only."
          },
          "CORE_PLL_CAL_TIMEOUT": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates PLL_CAL reached the maximum number of PLL calibration loop/iterations, CORE_PLL_CAL_PLL_LOCK_MAX."
          },
          "CORE_PLL_CAL_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates PLL_CAL is done/trimmed."
          },
          "CORE_PLL_CAL_ON": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_CAL is in progress."
          }
        }
      },
      "CORE_PLL_CAL_STS_1": {
        "Offset": 108,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_CAL_RESULT_STS": {
            "Position": [
              0,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_CAL PLL Calibration CAL_CLK Count Result Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
          }
        }
      },
      "CORE_PLL_CAL_STS_2": {
        "Offset": 112,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_CAL_LOCK_DET_RESULT1_STS": {
            "Position": [
              0,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_CAL Lock Detection CAL_CLK Lock Count Result 1 Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
          }
        }
      },
      "CORE_PLL_CAL_STS_3": {
        "Offset": 116,
        "Description": "CORE_PLL_CAL Phase Lock Loop Calibration Status Register 1",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_CAL_LOCK_DET_RESULT2_STS": {
            "Position": [
              0,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_CAL Lock Detection CAL_CLK Lock Count Result 2 Status. For debug use only. FW must stop PLL_CAL and/or  may need to be read twice for reliable results."
          }
        }
      },
      "CORE_PLL_SSG_CTRL_0": {
        "Offset": 128,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00325F93",
        "Bits": {
          "CORE_PLL_SSG_VSYNC_H_PERIOD": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "Number of steps per half vsync period, where each step is 8*ssg_clk cycle period.%%0A16'd 50: vsync 30khz (default)%%0A16'd 30000: vsync 50hz%%0A16'd 25000: vsync 60hz",
            "Defines": "oport=vsync_h_period, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_STEP": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00005F93",
            "Comment": "Step Size: Amount of frac to change per each step period of 8 REF_CLK cycles.",
            "Defines": "oport=ssg_step, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_1": {
        "Offset": 132,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F0FFFFF",
        "Write Mask": "0x7F0FFFFF",
        "Reset Value": "0x39071C71",
        "Bits": {
          "CORE_PLL_SSG_MN_INT_FORCE": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000039",
            "Comment": "CORE_PLL_SSG MN Integer Force value if FORCE_EN is set.",
            "Defines": "oport=mn_int_force, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_MN_FRAC_FORCE": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00071C71",
            "Comment": "CORE_PLL_SSG MN Fraction Force value if FORCE_EN is set.",
            "Defines": "oport=mn_frac_force, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_2": {
        "Offset": 136,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 2",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_SSG_FORCE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_SSG Force Enable%%0A1'b1: Enable bypass of CORE_PLL_SSG and instead force outputs with MN_INT_FORCE and NM_FRAC_FORCE.%%0A1'b0: Disable bypass of CORE_PLL_SSG.",
            "Defines": "oport=ssg_force_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_3": {
        "Offset": 140,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 3",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F0FFFFF",
        "Write Mask": "0x7F0FFFFF",
        "Reset Value": "0x3B05C71C",
        "Bits": {
          "CORE_PLL_SSG_INT_TOP": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000003B",
            "Comment": "CORE_PLL_SSG Integer Top Value",
            "Defines": "oport=int_top, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_FRAC_TOP": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x0005C71C",
            "Comment": "CORE_PLL_SSG Fractional Top Value",
            "Defines": "oport=frac_top, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_4": {
        "Offset": 144,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 4",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F0FFFFF",
        "Write Mask": "0x7F0FFFFF",
        "Reset Value": "0x370871C6",
        "Bits": {
          "CORE_PLL_SSG_INT_BOTTOM": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000037",
            "Comment": "CORE_PLL_SSG Integer Bottom Value",
            "Defines": "oport=int_bottom, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_FRAC_BOTTOM": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x000871C6",
            "Comment": "CORE_PLL_SSG Fractional Bottom Value",
            "Defines": "oport=frac_bottom, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_5": {
        "Offset": 148,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 5",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x7F0FFFFF",
        "Write Mask": "0x7F0FFFFF",
        "Reset Value": "0x39071C71",
        "Bits": {
          "CORE_PLL_SSG_INT_CENTER": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000039",
            "Comment": "CORE_PLL_SSG Integer Center Value",
            "Defines": "oport=int_center, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_FRAC_CENTER": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00071C71",
            "Comment": "CORE_PLL_SSG Fractional Center Value",
            "Defines": "oport=frac_center, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_6": {
        "Offset": 152,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 6",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000031F",
        "Write Mask": "0x0000031F",
        "Reset Value": "0x0000000C",
        "Bits": {
          "CORE_PLL_SSG_VSYNC_SEL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Internal to the RISCV_CLK_RST Controller, CORE_PLL_SSG VSYNC Input Source Select.%%0ANote: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A3: disp_vsync1_int%%0A2: disp_vsync0_int%%0A1: Always '1'%%0A0: Always '0'. Use when CORE_PLL_SSG_AUTO_VSYNC_EN is enabled."
          },
          "CORE_PLL_SSG_CROSSOVER_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Crossover Enable. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Programmable Crossover Mode. Use the CORE_PLL_SSG_INT_FRAC_POS_CROSSOVER and CORE_PLL_SSG_INT_FRAC_NET_CROSSVER register fields to assist with calculating the internal NFB value. When SDM (FRAC_DSM) is using 3-bit quantization mode, use ssg_crossover_en to set 3-bit quantization constants.%%0A1'b0: Disable Enable of SSG Programmable Crossover Mode. Use the 2-bit Quantization Mode constants 0xAAAAA and 0x55555 to assist with calculating the internal NFB value.",
            "Defines": "oport=ssg_crossover_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_VSYNC_FREERUN_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Freerun Enable.: Ignore ssg_auto_vsync_en and vsync and vsync_half sync/restart wait-points. ssg_step determines the effective SSG cycle period. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG VSYNC Freerun Mode. In Freerun mode, SSG does not wait at half-vsync and vsync strobes to re-sync/re-start the SSG.%%0A1'b0: Disable of SSG VSYNC Freerun Mode. In non-Freerun mode, SSG waits at half-vsync and vsync strobes to re-sync/re-start the SSG.",
            "Defines": "oport=ssg_vsync_freerun_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_AUTO_VSYNC_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Automatic VSYNC Enable. Ignores VSYNC_SEL and VSYNC signal. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Automatic, repeated generation of VSYNC.%%0A1'b0: Disable of SSG Automatic, repeated generation of VSYNC.",
            "Defines": "oport=ssg_auto_vsync_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_CENTER_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Center Spread Mode Enable. Note: When FW is setting this register field, CORE_PLL_SSG_EN must first be disabled.%%0A1'b1: Enable of SSG Center Spread Mode: starting at center, then ramping down to bottom, up to center, holds at center until next half-vsync, up to top, down to center, holds at center until next vsync. -A0 Silicon: Setting to 1 for characterization only because center spread initial downward movement may cause Display buffers to over/underflow.%%0A1'b0: Enable of SSG Down Spread Mode: starting at top, then ramping down to bottom, holds at bottom until next half-vsync, up to top, holds at top until next vsync.",
            "Defines": "oport=ssg_center_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          },
          "CORE_PLL_SSG_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Note that FW must not change CORE_PLL_SSG_EN when either PLL_CORE_CAL or PLL_CORE_LOCK accumulation counter periods are ending. %%0A1'b1: Enable of SSG ramping down/up.%%0A1'b0: CORE_PLL_SSG_FRAC_TOP and CORE_PLL_SSG_INT_TOP are passed to FRAC_DSM.",
            "Defines": "oport=ssg_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_7": {
        "Offset": 156,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 7",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x000B6DB4",
        "Bits": {
          "CORE_PLL_SSG_INT_FRAC_POS_CROSSOVER": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x000B6DB4",
            "Comment": "CORE_PLL_SSG Integer.Fractional Positive/High Crossover Value. Must be setup at least 1-SSG_CLK (OSC_CLK) clock prior to enabling the SSG.%%0A0xB6DB4: 3-bit Quantization Int.Frac Crossover%%0A0xAAAAA: 2-bit Quantization Int.Frac Crossover",
            "Defines": "oport=ssg_int_frac_pos_crossover, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_CTRL_8": {
        "Offset": 160,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Control Register 8",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00092490",
        "Bits": {
          "CORE_PLL_SSG_INT_FRAC_NEG_CROSSOVER": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00092490",
            "Comment": "CORE_PLL_SSG Integer/Fractional Negative/Low Crossover Value. Must be setup at least 1-SSG_CLK (OSC_CLK) clock prior to enabling the SSG.%%0A0x92490: 3-bit Quantization Int.Frac Crossover%%0A0x55555: 2-bit Quantization Int.Frac Crossover",
            "Defines": "oport=ssg_int_frac_neg_crossover, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_ssg_top"
          }
        }
      },
      "CORE_PLL_SSG_STS_0": {
        "Offset": 164,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Status Register 0",
        "Defines": "safe=Always, skip",
        "Read Mask": "0xFF0FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_SSG_NFB_CHANGED": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SSG to FRAC_DSM NFB_CHANGED bus monitor. For debug use only."
          },
          "CORE_PLL_SSG_MN_INT": {
            "Position": [
              24,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SSG to FRAC_DSM MN_INT bus monitor. For debug use only."
          },
          "CORE_PLL_SSG_MN_FRAC": {
            "Position": [
              0,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SSG to FRAC_DSM MN_FRAC bus monitor. For debug use only."
          }
        }
      },
      "CORE_PLL_SSG_STS_1": {
        "Offset": 168,
        "Description": "CORE_PLL_SSG Phase Lock Loop Spread Spectrum Clocking Generator Status Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC0000000",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_SSG_TOP_REACH": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SSG TOP_REACHED bus monitor. Top value reached. For debug use only."
          },
          "CORE_PLL_SSG_CENTER_REACH": {
            "Position": [
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SSG CENTER_REACHED bus monitor. Center value reached for the 2nd time. For debug use only."
          }
        }
      },
      "CORE_PLL_FRAC_DSM_CTRL_0": {
        "Offset": 176,
        "Description": "CORE_PLL_FRAC_DSM Phase Lock Loop Fractional Delta-Sigma Modulator Control Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00003F0F",
        "Write Mask": "0x00003F0F",
        "Reset Value": "0x00000400",
        "Bits": {
          "CORE_PLL_FRAC_DSM_COEFF_SEL_3BITQ": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CORE_PLL_FRAC_DSM. 3 sets ofcoefficient selectors of the 3-bit Quantization Coefficients. Only applies to the 3-bit Quantization Mode. 2-bit Quantization Mode always selects {2'b00, 2'b01, 2'b00}"
          },
          "CORE_PLL_FRAC_DSM_NFB_SYNC_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_FRAC_DSM N FB Sync Enable.%%0A1'b1: Enable option for conventional SSG use as in a Core clk use.%%0A1'b0: Disable option for non-SSG use as in a TAC clk use.",
            "Defines": "oport=nfb_sync_en, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
          },
          "CORE_PLL_FRAC_DSM_DITHER": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Dither Mode%%0A1'b1: Enable of the dither, randomize the quantization result.%%0A1'b0: Disable of the dither.",
            "Defines": "oport=dither, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
          },
          "CORE_PLL_FRAC_DSM_QUANTMODE_2BIT_N": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CORE_PLL_FRAC_DSM Quantization Mode 2-Bit Active Low.%%0A1'b1: 3-bit Quantization Mode%%0A1'b0: 2-bit Quantization Mode",
            "Defines": "oport=quantmode_2bit_n, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
          },
          "CORE_PLL_FRAC_DSM_INTMODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Integer Only  Mode",
            "Defines": "oport=intmode, oport_path=i_riscv_clk_rst_apb_wrapper.i_sys_pll_frac_dsm"
          }
        }
      },
      "CORE_PLL_FRAC_DSM_STS_0": {
        "Offset": 180,
        "Description": "CORE_PLL_FRAC_DSM Phase Lock Loop Fractional Delta-Sigma Modulator Status Register 0",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000077F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CORE_PLL_FRAC_DSM_FRAC_OUT": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Fractional DSM Twos-Complement Format Output for debug use only."
          },
          "CORE_PLL_FRAC_DSM_PLL_NFB": {
            "Position": [
              0,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Fractional DSM Feedback Divider for debug use only."
          }
        }
      },
      "CLKRST_CLK_SRC_EN": {
        "Offset": 192,
        "Description": "Clock Source Enables Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00007FFF",
        "Reset Value": "0x000001C0",
        "Bits": {
          "TAC_ALT_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR TAC Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "LVDS_PLL_REF_ALT1_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS PLL Reference Alternative Clock 1 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "LVDS_PLL_REF_ALT0_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS PLL Reference Alternative Clock 0 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "DISP_ALT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display Pixel Data Pipeline Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "CHIM_HSO_ALT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Touch CPU Chimera HSO Alternative Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "HSO_ALT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO Alternative Clock Source Enable%%0ANote: Clock Mux Switch may take several clocks to synchronize prior to the actual mux switch taking place.%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "FRO_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "FRO Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "OSC_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "OSC Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "LSO_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LSO Clock Source Final Enable (LSO Enable is ordinarily always high)%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "TAC_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR TAC Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "LVDS_PLL_REF1_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS PLL Reference Clock 0 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "LVDS_PLL_REF0_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS PLL Reference Clock 1 Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "DISP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display Pixel Data Pipeline Clock Source Enable%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "CHIM_HSO_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Touch CPU Chimera HSO Clock Source Final Enable (HSO Enable is also HW sequenced by power_ok and RESET_N and by OR'ing together all module HSO requests).%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          },
          "HSO_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO Clock Source Final Enable (HSO Enable is also HW sequenced by power_ok and RESET_N and by OR'ing together all module HSO requests).%%0A1'b1: Enable clock source.%%0A1'b0: Disable clock source."
          }
        }
      },
      "CLKRST_CLK_VALID_STS": {
        "Offset": 196,
        "Description": "Clock Valid Status Register%%0ASticky Status low when IE is set. Requires corresponding IE to be clear or a corresponding _IC to be set prior to allowing to return high when the status condition occurs.",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x00033FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_EN_REQ_HI_STS": {
            "Position": [
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR HSO_EN_REQ High%%0A1'b1: HSO_EN_REQ High%%0A1'b0: HSO_EN_REQ Low"
          },
          "HSO_EN_REQ_LO_STS": {
            "Position": [
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR HSO_EN_REQ Low%%0A1'b1: HSO_EN_REQ Low%%0A1'b0: HSO_EN_REQ High"
          },
          "TAC_ALT_CLK_VALID_STS": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "LVDS_PLL_REF_ALT_CLK_VALID_STS": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "DISP_ALT_CLK_VALID_STS": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "CHIM_HSO_ALT_CLK_VALID_STS": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "HSO_ALT_CLK_VALID_STS": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "FRO_CLK_VALID_STS": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on FRO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "OSC_CLK_VALID_STS": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on OSC_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "LSO_CLK_VALID_STS": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "TAC_CLK_VALID_STS": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "LVDS_PLL_REF_CLK1_VALID_STS": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "LVDS_PLL_REF_CLK0_VALID_STS": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "DISP_CLK_VALID_STS": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "CHIM_HSO_CLK_VALID_STS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          },
          "HSO_CLK_VALID_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status based on HSO_CLK Valid Filter Counter.%%0A1'b1: Clock Valid%%0A1'b0: Clock not Valid"
          }
        }
      },
      "CLKRST_CLK_VALID_STS_CLR": {
        "Offset": 200,
        "Description": "Clock Valid Status Clear Register%%0AWriting is allowed to this register for Diagnostic Testing of Interrupts. Setting the CLR bit field allows diagnostic testing of the clearing of an interrupt without clearing the actual hardware cause of the interrupt.",
        "Defines": "safe=Always",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00033FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_EN_REQ_HI_STS_CLR": {
            "Position": [
              17
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ High Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "HSO_EN_REQ_LO_STS_CLR": {
            "Position": [
              16
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ Low Status Diagnostic Clear.%%0A1'b1: Clear corresponding STS%%0A1'b0: No action"
          },
          "TAC_ALT_CLK_VALID_CLR": {
            "Position": [
              13
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_ALT_CLK_VALID_STS_CLR": {
            "Position": [
              12
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "DISP_ALT_CLK_VALID_STS_CLR": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "CHIM_HSO_ALT_CLK_VALID_STS_CLR": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "HSO_ALT_CLK_VALID_STS_CLR": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "FRO_CLK_VALID_STS_CLR": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "OSC_CLK_VALID_STS_CLR": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "LSO_CLK_VALID_STS_CLR": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "TAC_CLK_VALID_STS_CLR": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_CLK1_VALID_STS_CLR": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_CLK0_VALID_STS_CLR": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "DISP_CLK_VALID_STS_CLR": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "CHIM_HSO_CLK_VALID_STS_CLR": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          },
          "HSO_CLK_VALID_STS_CLR": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Diagnostic Clear.%%0A1'b1: Diagnostic Clear of the corresponding STS%%0A1'b0: No action"
          }
        }
      },
      "CLKRST_CLK_VALID_IE": {
        "Offset": 204,
        "Description": "Clock Valid Status Interrupt Enable Register",
        "Defines": "safe=Always",
        "Read Mask": "0x00033FFF",
        "Write Mask": "0x00033FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_EN_REQ_HI_IE": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ Goes High Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the HSO_EN_REQ changes from de-asserted low to asserted high.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "HSO_EN_REQ_LO_IE": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ Goes Low Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the HSO_EN_REQ changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "TAC_ALT_CLK_VALID_IE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "LVDS_PLL_REF_ALT_CLK_VALID_IE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "DISP_ALT_CLK_VALID_IE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "CHIM_HSO_ALT_CLK_VALID_IE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "HSO_ALT_CLK_VALID_IE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "FRO_CLK_VALID_IE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "OSC_CLK_VALID_IE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "LSO_CLK_VALID_IE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "TAC_CLK_VALID_IE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "LVDS_PLL_REF_CLK1_VALID_IE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "LVDS_PLL_REF_CLK0_VALID_IE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "DISP_CLK_VALID_IE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "CHIM_HSO_CLK_VALID_IE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          },
          "HSO_CLK_VALID_IE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Enable.%%0AWhen enabled, the interrupt occurs when the corresponding CLK_VALID changes from asserted high to de-asserted low.%%0A1'b1: Enable Interrupt%%0A1'b0: Disable Interrupt"
          }
        }
      },
      "CLKRST_CLK_VALID_IC": {
        "Offset": 208,
        "Description": "Clock Valid Status Interrupt Clear Register",
        "Defines": "safe=Always",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00033FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_EN_REQ_HI_IC": {
            "Position": [
              17
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ Goes High Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "HSO_EN_REQ_LO_IC": {
            "Position": [
              16
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "HSO_EN_REQ Goes Low Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "TAC_ALT_CLK_VALID_IC": {
            "Position": [
              13
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_ALT_CLK_VALID_IC": {
            "Position": [
              12
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "DISP_ALT_CLK_VALID_IC": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "CHIM_HSO_ALT_CLK_VALID_IC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Alternative Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "HSO_ALT_CLK_VALID_IC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Alternative Clock Valid Status Interrrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "FRO_CLK_VALID_IC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "OSC_CLK_VALID_IC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "LSO_CLK_VALID_IC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "TAC_CLK_VALID_IC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_CLK1_VALID_IC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "LVDS_PLL_REF_CLK0_VALID_IC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "DISP_CLK_VALID_IC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "CHIM_HSO_CLK_VALID_IC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          },
          "HSO_CLK_VALID_IC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clock Valid Status Interrupt Clear.%%0A1'b1: Clear Interrupt%%0A1'b0: No action"
          }
        }
      },
      "CLKRST_CLK_VALID_FILTER0": {
        "Offset": 212,
        "Description": "Clock Valid Status Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x88B888B8",
        "Bits": {
          "TAC_CLK_VALID_FILTER_CNT": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000088B8",
            "Comment": "RESERVED FOR TAC_CLK Clock Valid Filter Count%%0ADelay the startup of the TAC_CLK gate enable, while the TAC_CLK initial startup frequency stabilizes.%%0A16'd65535 to 16'd3 Override the TAC_CLK Clock Source Valid Status assertion for an extra TAC_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
          },
          "HSO_CLK_VALID_FILTER_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000088B8",
            "Comment": "HSO_CLK Clock Valid Filter Count%%0ADelay the startup of the HSO_CLK gate enable, while the HSO_CLK initial startup frequency stabilizes.%%0A16'd65535 to 16'd3 Override the HSO_CLK Clock Source Valid Status assertion for an extra HSO_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
          }
        }
      },
      "CLKRST_CLK_VALID_FILTER1": {
        "Offset": 216,
        "Description": "Clock Valid Status Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x012C012C",
        "Bits": {
          "FRO_CLK_VALID_FILTER_CNT": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000012C",
            "Comment": "FRO_CLK Clock Valid Filter Count%%0ADelay the startup of the FRO_CLK gate enable, while the FRO_CLK initial startup frequency stabilizes.%%0A12'd1023 to 12'd2 Override the FRO_CLK Clock Source Valid Status assertion for an extra FRO_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
          },
          "OSC_CLK_VALID_FILTER_CNT": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000012C",
            "Comment": "OSC_CLK Clock Valid Filter Count%%0ADelay the startup of the OSC_CLK gate enable, while the OSC_CLK initial startup frequency stabilizes. This Filter is applied prior to when the OSC_CLK_DLY_CNT1 occurs.%%0A12'd1023 to 12'd2 Override the OSC_CLK Clock Source Valid Status assertion for an extra OSC_CLK_VALID_FILTER_CNT clocks while blocking the Clock Gate Enable."
          }
        }
      },
      "CLKRST_CLK_DLY_CNT": {
        "Offset": 220,
        "Description": "Clock Valid Status Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x096000A0",
        "Bits": {
          "OSC_CLK_DLY_CNT2": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000960",
            "Comment": "OSC_CLK Delay Count 2%%0ADelay the startup of the OSC_CLK gate enable, while the 0.1ms BG2 Enable Settling Select occurs, prior to the BG2 being fully Selected.%%0AThe counter uses OSC_CLK. This Delay is applied after when OSC_CLK_VALID_FILTER_CNT and OSC_CLK_DLY_CNT1 occurs.%%0A16'd65536 to 16'd0: Delay the BG2 Enable Settling Select for an extra OSC_CLK_DLY_CNT2 OSC_CLK clock periods. Note that the OSC_CLK and TME_WINDOW timer will continue to tick/count during the OSC_CLK_DLY_CNT2 Delay."
          },
          "OSC_CLK_DLY_CNT1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000A0",
            "Comment": "OSC_CLK Delay Count 1%%0ADelay the startup of the OSC_CLK gate enable, while the 5.0ms Power-Up ramp to BG2 Enable occurs.%%0AThe counter uses FRO_CLK and is pre-divided by 750. This Delay is applied after when OSC_CLK_VALID_FILTER_CNT occurs and prior to when OSC_CLK_DLY_CNT2 occurs.%%0A16'd65536 to 16'd0: Delay BG Enable and Override the OSC_CLK Clock Source Valid Status and  assertion and the start of the TME_WINDOW timer, for an extra OSC_CLK_DLY_CNT1*750 FRO_CLK clock periods."
          }
        }
      },
      "CLKRST_CLK_MUX_CTL": {
        "Offset": 224,
        "Description": "Clock Switch Mux Select Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_CLK_SRC_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, IVMON_MUX_CLK by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: OSC_DIV_CLK%%0A1'b0: OSC_CLK"
          },
          "LVDS_PLL_REF_XBAR_CLK1_SRC_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_XBAR_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_MUX_CLK0_ROOT%%0A1'b0: LVDS_PLL_REF_MUX_CLK1_ROOT"
          },
          "LVDS_PLL_REF_XBAR_CLK0_SRC_SEL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_XBAR_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_MUX_CLK1_ROOT%%0A1'b0: LVDS_PLL_REF_MUX_CLK0_ROOT"
          },
          "LVDS_PLL_REF_ALT_CLK1_SRC_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_MUX_ROOT_CLK1 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_MUX_ROOT_CLK1 by selecting one of two clock sources. This 2-way mux is not glitchless, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_DIV_ALT_CLK_ROOT%%0A1'b0: LVDS_PLL_REF_CLK1_ROOT"
          },
          "LVDS_PLL_REF_ALT_CLK0_SRC_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_MUX_ROOT_CLK0 Clock Switch Mux Source Select. The 2-way mux selects a clock output, LVDS_PLL_REF_MUX_ROOT_CLK0 by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: LVDS_PLL_REF_DIV_ALT_CLK_ROOT%%0A1'b0: LVDS_PLL_REF_CLK0_ROOT"
          },
          "DISP_ALT_CLK_SRC_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DISP_MUX_MUX_ROOT_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, DISP_MUX_ROOT)CLK by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: DISP_DIV_ALT_CLK_ROOT%%0A1'b0: DISP_CLK_ROOT"
          },
          "HSO_ALT_CLK_SRC_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_MUX_ROOT_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, HSO_MUX_ROOT_CLK by selecting one of two clock sources. This 2-way mux is not a glitchless design, such that the corresponding clock gate should be turned off while switching the mux.%%0A1'b1: HSO_DIV_ALT_CLK_ROOT%%0A1'b0: HSO_CLK_ROOT"
          },
          "TAC_CLK_SRC_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR TAC_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, TAC_MUX_CLK by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: TAC_CLK_ROOT%%0A1'b0: OSC_CLK"
          },
          "CHIM_HSO_CLK_SRC_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR CHIM_HSO_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, CHIM_HSO_CLK, by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: CHIM_HSO_CLK_ROOT%%0A1'b0: OSC_CLK"
          },
          "HSO_CLK_SRC_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_MUX_CLK Clock Switch Mux Source Select. The 2-way mux selects a clock output, HSO_MUX_CLK, by selecting one of two clock sources. This 2-way mux is a glitchless design, such that the corresponding clock gate can be left on, while switching the mux.%%0A1'b1: HSO_CLK_ROOT%%0A1'b0: OSC_CLK"
          }
        }
      },
      "CLKRST_CLK_MUX_STS": {
        "Offset": 228,
        "Description": "Clock Switch Mux Status Register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TAC_CLK_EN_STS": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Clock Switch Mux Clock Enable Status.Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
          },
          "CHIM_HSO_CLK_EN_STS": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESSERVED FOR Clock Switch Mux Clock Enable Status. Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
          },
          "HSO_CLK_EN_STS": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Switch Mux Clock Enable Status. Each clock input of  the mux contains a corresponding observation test port of the self-synchronized clock enable status indicator. A clock is enabled within the mux when that clock input is selected and the decoded select signal is CDC synchronized. For each clock mux input:%%0A1'b1: Internal Clock Mux Input Enable/Select is self-synchronized and active%%0A1'b0: Internal Clock Mux Input Enable/Select is not active"
          }
        }
      },
      "CLKRST_CLK_DIV_CTL0": {
        "Offset": 232,
        "Description": "Clock Divider Control Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC00000FF",
        "Write Mask": "0xC00000FF",
        "Reset Value": "0x40000010",
        "Bits": {
          "CLK_PHASE_FLUSH": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Phase Flush. Holds all primary HSO_CLK-based clocks low at the end of their respective current clock cycle. Clears all clock phase counters when all clocks are detected low. For the clocks that use the same or power-of-2 divisors relative to HSO_CLK_DIV, the 1st high phases of each of those clocks will remain in relative alignment to each other. FW must set low, prior to setting high. Note that all clocks that are to be flushed must be clk_gate enabled."
          },
          "CLK_PHASE_FLUSH_ADJ": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock Phase Flush Adjustment. Reserved for manufacting. Inserts extra alignment latency clock delay into the HSO_DIV2_CLK, which although HSO_DIV2_CLK is independent of the of the HSO_MUX_CLK tree, can be optionall be manually aligned during manufactuting tests."
          },
          "APB_PCLK_DIV": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "APB_PCLK Clock Divider 'DIVP'. Applies to APB_PCLK and APB_PCLK_UNGATED. Firmware must program APB_PCLK_DIV to be the same as DAQ_CLK_DIV or a lesser rational power-of-2 DIVP value.%%0A4'd3, 4'd7: Reserved for Manufacturing %%0A4'd1: DIVP=APB_PCLK_DIV+1 = 2%%0A4'd0: Reserved. Will set to the default value."
          },
          "HSO_CLK_DIV": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_CLK Clock Divider 'DIVC'. Applies to CORE_CLK_UNGATED, DEBUG_CLK. DTIM_CLK, AHB_HCLK, and HYDRA_CLK.%%0A4'd8 to 4'd15: Reserved%%0A4'd0 to 4'd07: DIVC=HSO_CLK_DIV+1 = 1 to 8"
          }
        }
      },
      "CLKRST_CLK_DIV_CTL1": {
        "Offset": 236,
        "Description": "Clock Divider Control Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x3F3F3F3F",
        "Write Mask": "0x3F3F3F3F",
        "Reset Value": "0x0D0D0D0D",
        "Bits": {
          "QSPI_MAS_CLK1_DIVL": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x0000000D",
            "Comment": "QSPI_MAS_CLK1 High Phase Clock Divider 'DIVQ1L'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK1_DIVH + QSPI_MAS_CLK1_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ1L=QSPI_MAS_CLK1_DIVL+1 = 1 to 64 clock low phase"
          },
          "QSPI_MAS_CLK1_DIVH": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x0000000D",
            "Comment": "QSPI_MAS_CLK1 High Phase Clock Divider 'DIVQ1H'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK1_DIVH + QSPI_MAS_CLK1_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQH1=QSPI_MAS_CLK1_DIVH+1 = 1 to 64 clock high phase"
          },
          "QSPI_MAS_CLK0_DIVL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x0000000D",
            "Comment": "QSPI_MAS_CLK0 High Phase Clock Divider 'DIVQ0L'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK0_DIVH + QSPI_MAS_CLK0_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ0L=QSPI_MAS_CLK0_DIVL+1 = 1 to 64 clock low phase"
          },
          "QSPI_MAS_CLK0_DIVH": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x0000000D",
            "Comment": "QSPI_MAS_CLK0 High Phase Clock Divider 'DIVQ0H'. Automatically aligns rising edge with APB_PCLK rising edge. (QSPI_MAS_CLK0_DIVH + QSPI_MAS_CLK0_DIVL + 2) must be divisable by (APB_PCLK_DIV + 1).%%0A4'd0 to 4'd63: DIVQ0H=QSPI_MAS_CLK0_DIVH+1 = 1 to 64 clock high phase"
          }
        }
      },
      "CLKRST_CLK_DIV_CTL2": {
        "Offset": 240,
        "Description": "Clock Divider Control Register 2",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CHIM_HSO_CLK_DIV": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR CHIM_HSO_CLK Clock Divider 'DIVCHIM'. Applies to CHIM_HSO_CLK.%%0A4'd8 to 4'd15: Reserved%%0A4'd0 to 4'd07: DIVD=CHIM_HSO_CLK_DIV+1 = 1 to 8"
          }
        }
      },
      "CLKRST_CLK_DIV_CTL3": {
        "Offset": 244,
        "Description": "Clock Divider Control Register 3",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00631111",
        "Bits": {
          "OSC_DIV_CLK_DIV": {
            "Position": [
              21,
              24
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "OSC_DIV_CLK Clock Divider 'DIVO'. Applies to IVMON Clock Root.%%0A4'd4 to 4'd15: Reserved for Manufacturing%%0A4'd1, 4'd3 DIVO=OSC_CLK_DIV+1 = 2, 4%%0A4'd2: Reserved for Manufacturing%%0A4'd0: Reserved"
          },
          "TAC_ALT_CLK_DIV": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "RESERVED FOR TAC_ALT_CLK Clock Divider 'DIVTR'. Applies to TAC Alternate Clock Root.%%0A4'd1 to 4'd15: DIVT=TAC_ALT_CLK_DIV+1 = 6 to 16%%0A4'd4: Reserved for Manufacturing%%0A4'd0 - 4d3: Reserved"
          },
          "LVDS_REF_PLL_ALT_CLK_DIV": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS_REF_PLL_ALT_CLK1/0 Clock Divider 'DIVLR'. Applies to LVDS PLL Reference Alternate Clock 1 and 0 Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVLR=LVDS_REF_PLL_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
          },
          "DISP_ALT_CLK_DIV": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DISP_ALT_CLK Clock Divider 'DIVD'. Applies to Display Pixel Pipeline Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVD=DISP_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
          },
          "CHIM_HSO_ALT_CLK_DIV": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR CHIM_HSO_ALT_CLK Clock Divider 'DIVCHR'. Applies to Touch CPU Chimera Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVCHR=CHIM_HSO_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
          },
          "HSO_ALT_CLK_DIV": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "HSO_ALT_CLK Clock Divider 'DIVHR'. Applies to HSO Alternate Clock Root.%%0A4'd2, 4'd4, 4'd6, 4'd8 to 4'd15 Reserved%%0A4'd1, 4'd3, 4'd5, 4'7: DIVHR=HSO_ALT_CLK_DIV+1 = 2, 4, 6, 8%%0A4'd0: Reserved"
          }
        }
      },
      "CLKRST_CLK_EN": {
        "Offset": 248,
        "Description": "Central/Main Clock Gate Enables Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x07FFFFFF",
        "Bits": {
          "FRO_CLK_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "IVMON_CLK_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "OSC_CLK_UNGATED_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0AReserved: 1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "OSC_CLK_EN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "RTC_CLK_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "TAC_CLK_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "WDT_LSO_CLK_UNGATED_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Reserved: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "LSO_CLK_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "LVDS_PLL_REF_CLK1_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "LVDS_PLL_REF_CLK0_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "DISP_DIV2_CLK_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "DISP_CLK_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "CHIM_HSO_CLK_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "OTP_CLK_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "QSPI_MAS_CLK1_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable for QSPI CLK1 DISP_QSPI%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "QSPI_MAS_CLK0_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable for QSSI CLK0 FLASH_QSPI%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "HYDRA_CLK_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "APB_PCLK_UNGATED_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "APB_PCLK_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "AHB_HCLK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "DTIM_CLK_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "DEBUG_CLK_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "CORE_DIV2_CLK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "CORE_CLK_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "CORE_CLK_UNGATED_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RESERVED FOR: Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "HSO_DIV2_CLK_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          },
          "HSO_CLK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Central/Main Clock Gate Enable%%0AHSO_CLK_EN affects CORE_CLK_UNGATED, APB_PCLK_UNGATED, QSPI_MAS_CLK0, QSPI_MAS_CLK1 as well as CORE_CLK, CORE_DIV2_CLK, DEBUG_CLK, DTIM_CLK, AHB_HCLK, APB_PCLK, and HYDRA_CLK. Thus each of these clock domains should not be in current use, if HSO_CLK_EN is disabled.%%0A1'b1: Enable central/main clock gate. Each sub-module may later locally clock gate the sub-module clock tree branch.%%0A1'b0: Disable central/main clock gate to all sub-module clock tree branches."
          }
        }
      },
      "CLKRST_CLK_OVRD": {
        "Offset": 252,
        "Description": "Local Clock Gate Enables Control Register Override Control Register",
        "Defines": "safe=Always",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FRO_CLK_OVRD": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "IVMON_CLK_OVRD": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "OSC_CLK_UNGATED_OVRD": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "OSC_CLK_OVRD": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "RTC_CLK_OVRD": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "TAC_CLK_OVRD": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "WDT_LSO_CLK_UNGATED_OVRD": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "LSO_CLK_OVRD": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "LVDS_PLL_REF_CLK1_OVRD": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "LVDS_PLL_REF_CLK0_OVRD": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "DISP_DIV2_CLK_OVRD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "DISP_CLK_OVRD": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "CHIM_HSO_CLK_OVRD": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "OTP_CLK_OVRD": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "QSPI_MAS_CLK1_OVRD": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "QSPI_MAS_CLK0_OVRD": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "HYDRA_CLK_OVRD": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "APB_PCLK_UNGATED_OVRD": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "APB_PCLK_OVRD": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "AHB_HCLK_OVRD": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "DTIM_CLK_OVRD": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "DEBUG_CLK_OVRD": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "CORE_DIV2_CLK_OVRD": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "CORE_CLK_OVRD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "CORE_CLK_UNGATED_OVRD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "HSO_DIV2_CLK_OVRD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          },
          "HSO_CLK_OVRD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Clock Gate Enable Override. Overrides the clk-rst central/global clock enable and if they exist, any sub-module distributed/local module enable(s).%%0A1'b1: Override all central/main and distributed/local module clock gate controls to be forced to be enabled (if present).%%0A1'b0: Use distributed/local sub-module clock gate control (if present)."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL0": {
        "Offset": 256,
        "Description": "Lock Control Register 0",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_MAX": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Lock Detection Maximum Count Allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL1": {
        "Offset": 260,
        "Description": "Lock Control Register 1",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_MIN": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Minimum Count Allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL2": {
        "Offset": 264,
        "Description": "Lock Control Register 2",
        "Defines": "safe=Always",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00001800",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_ERR_ALLOW": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
          },
          "LVDS_PLL_REF_CLK1_LOCK_DET_T_LOCK": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00001800",
            "Comment": "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch LVDS_PLL_REF_CLK1_LOCK_DET_CNT. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (LVDS_PLL_REF_CLK1) periods."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL3": {
        "Offset": 268,
        "Description": "Lock Control Register 3",
        "Defines": "safe=Always",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_LOOP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
          },
          "LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock SSG Mode. Lock Detection. FW must only change this register field value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next LVDS_PLL_REF_CLK1_LOCK_DET_CNT - the current LVDS_PLL_REF_CLK1_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MAX.%%0A1'b0: Compares that the next LVDS_PLL_REF_CLK1_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MAX and greater than or equal to LVDS_PLL_REF_CLK1_LOCK_DET_MIN."
          },
          "LVDS_PLL_REF_CLK1_LOCK_DET_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL3/2/1/0 fields must only change value when LVDS_PLL_REF_CLK1_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS0": {
        "Offset": 272,
        "Description": "Lock Status Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_CNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Count. Last latched lock count each time T_LOCK count reached."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS1": {
        "Offset": 276,
        "Description": "Lock Status Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC00000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK1_LOCK_DET_LOCK": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_LOCK currently locked."
          },
          "LVDS_PLL_REF_CLK1_LOCK_DET_ERR": {
            "Position": [
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_ERR_ALLOW count reached."
          },
          "LVDS_PLL_REF_CLK1_LOCK_DET_ERR_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL0": {
        "Offset": 288,
        "Description": "Lock Control Register 0",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_MAX": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Lock Detection Maximum Count Allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL1": {
        "Offset": 292,
        "Description": "Lock Control Register 1",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_MIN": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Minimum Count Allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL2": {
        "Offset": 296,
        "Description": "Lock Control Register 2",
        "Defines": "safe=Always",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00001800",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_ERR_ALLOW": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
          },
          "LVDS_PLL_REF_CLK0_LOCK_DET_T_LOCK": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00001800",
            "Comment": "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch LVDS_PLL_REF_CLK0_LOCK_DET_CNT. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (LVDS_PLL_REF_CLK0) periods."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL3": {
        "Offset": 300,
        "Description": "Lock Control Register 3",
        "Defines": "safe=Always",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_LOOP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
          },
          "LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock SSG Mode. Lock Detection. FW must only change this register field value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next LVDS_PLL_REF_CLK0_LOCK_DET_CNT - the current LVDS_PLL_REF_CLK0_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MAX.%%0A1'b0: Compares that the next LVDS_PLL_REF_CLK0_LOCK_DET_CNT is less than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MAX and greater than or equal to LVDS_PLL_REF_CLK0_LOCK_DET_MIN."
          },
          "LVDS_PLL_REF_CLK0_LOCK_DET_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL3/2/1/0 fields must only change value when LVDS_PLL_REF_CLK0_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS0": {
        "Offset": 304,
        "Description": "Lock Status Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_CNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Count. Last latched lock count each time T_LOCK count reached."
          }
        }
      },
      "CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS1": {
        "Offset": 308,
        "Description": "Lock Status Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC00000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK0_LOCK_DET_LOCK": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_LOCK currently locked."
          },
          "LVDS_PLL_REF_CLK0_LOCK_DET_ERR": {
            "Position": [
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_ERR_ALLOW count reached."
          },
          "LVDS_PLL_REF_CLK0_LOCK_DET_ERR_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_CTL0": {
        "Offset": 320,
        "Description": "Lock Control Register 0",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "DISP_CLK_LOCK_DET_MAX": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Lock Detection Maximum Count Allowed. If DISP_CLK_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If DISP_CLK_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_CTL1": {
        "Offset": 324,
        "Description": "Lock Control Register 1",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_CLK_LOCK_DET_MIN": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Minimum Count Allowed. If DISP_CLK_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If DISP_CLK_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_CTL2": {
        "Offset": 328,
        "Description": "Lock Control Register 2",
        "Defines": "safe=Always",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00001800",
        "Bits": {
          "DISP_CLK_LOCK_DET_ERR_ALLOW": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
          },
          "DISP_CLK_LOCK_DET_T_LOCK": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00001800",
            "Comment": "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch DISP_CLK_LOCK_DET_CNT. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (DISP_CLK) periods."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_CTL3": {
        "Offset": 332,
        "Description": "Lock Control Register 3",
        "Defines": "safe=Always",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_CLK_LOCK_DET_LOOP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled."
          },
          "DISP_CLK_LOCK_DET_SSG_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock SSG Mode. Lock Detection. FW must only change this register field value when DISP_CLK_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next DISP_CLK_LOCK_DET_CNT - the current DISP_CLK_LOCK_DET_CNT is less than or equal to DISP_CLK_LOCK_DET_MAX.%%0A1'b0: Compares that the next DISP_CLK_LOCK_DET_CNT is less than or equal to DISP_CLK_LOCK_DET_MAX and greater than or equal to DISP_CLK_LOCK_DET_MIN."
          },
          "DISP_CLK_LOCK_DET_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_DISP_CLK_LOCK_CTL3/2/1/0 fields must only change value when DISP_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_STS0": {
        "Offset": 336,
        "Description": "Lock Status Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_CLK_LOCK_DET_CNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Count. Last latched lock count each time T_LOCK count reached."
          }
        }
      },
      "CLKRST_DISP_CLK_LOCK_STS1": {
        "Offset": 340,
        "Description": "Lock Status Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC00000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_CLK_LOCK_DET_LOCK": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_LOCK currently locked."
          },
          "DISP_CLK_LOCK_DET_ERR": {
            "Position": [
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_ERR_ALLOW count reached."
          },
          "DISP_CLK_LOCK_DET_ERR_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_CTL0": {
        "Offset": 352,
        "Description": "Lock Control Register 0",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "HSO_CLK_LOCK_DET_MAX": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Lock Detection Maximum Count Allowed. If HSO_CLK_LOCK_DET_SSG_EN is disabled, then the maximum count allowed. If HSO_CLK_LOCK_DET_SSG_EN is enabled, then the Maximum Difference Allowed. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_CTL1": {
        "Offset": 356,
        "Description": "Lock Control Register 1",
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_CLK_LOCK_DET_MIN": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Minimum Count Allowed. If HSO_CLK_LOCK_DET_SSG_EN is disabled, then the minimum count allowed. If HSO_CLK_LOCK_DET_SSG_EN is enabled, then this field is not used. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_CTL2": {
        "Offset": 360,
        "Description": "Lock Control Register 2",
        "Defines": "safe=Always",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00001800",
        "Bits": {
          "HSO_CLK_LOCK_DET_ERR_ALLOW": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Error Allowance. Number of Lock Detect Errors to allow. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled.%%0A8'd0: Allow all errors."
          },
          "HSO_CLK_LOCK_DET_T_LOCK": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00001800",
            "Comment": "Lock Detection Time. Time in units of REF_CLK (OSC_CLK) cycles to detect lock and latch HSO_CLK_LOCK_DET_CNT. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled. The minimum value must be larger than at least 3 and also larger than at least 3 TAR_CLK (HSO_CLK) periods."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_CTL3": {
        "Offset": 364,
        "Description": "Lock Control Register 3",
        "Defines": "safe=Always",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_CLK_LOCK_DET_LOOP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Continuous Loop Repeat Mode. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled."
          },
          "HSO_CLK_LOCK_DET_SSG_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock SSG Mode. Lock Detection. FW must only change this register field value when HSO_CLK_LOCK_DET_EN is disabled.%%0A1'b1: Compares that the next HSO_CLK_LOCK_DET_CNT - the current HSO_CLK_LOCK_DET_CNT is less than or equal to HSO_CLK_LOCK_DET_MAX.%%0A1'b0: Compares that the next HSO_CLK_LOCK_DET_CNT is less than or equal to HSO_CLK_LOCK_DET_MAX and greater than or equal to HSO_CLK_LOCK_DET_MIN."
          },
          "HSO_CLK_LOCK_DET_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lock Detection Enable. FW must only change this register field value no more often than once every 10 APB_PCLK cycles (once every OSC_CLK) and not near the end of the T_LOCK period. All other CLKRST_HSO_CLK_LOCK_CTL3/2/1/0 fields must only change value when HSO_CLK_LOCK_DET_EN is disabled."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_STS0": {
        "Offset": 368,
        "Description": "Lock Status Register 0",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_CLK_LOCK_DET_CNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Count. Last latched lock count each time T_LOCK count reached."
          }
        }
      },
      "CLKRST_HSO_CLK_LOCK_STS1": {
        "Offset": 372,
        "Description": "Lock Status Register 1",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC00000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HSO_CLK_LOCK_DET_LOCK": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_LOCK currently locked."
          },
          "HSO_CLK_LOCK_DET_ERR": {
            "Position": [
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LOCK_DET_ERR_ALLOW count reached."
          },
          "HSO_CLK_LOCK_DET_ERR_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Lock Error Count for Debug Observation. Saturates to maximum value if maximum value is reached."
          }
        }
      },
      "CLKRST_CLK_AUTO_LOCK_MODE": {
        "Offset": 384,
        "Description": "Automatic Lock Mode Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PLL_REF_CLK1_AUTO_LOCK_MODE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_CLK1 Lock Mode%%0A1'b1: Automatic Mode. Use LVDS_PLL_REF_CLK1_LOCK_DET to control LVDS_PLL_REF_CLK0 clock gate enable.%%0A1'b0: Manual Mode. Use LVDS_PLL_REF_CLK1_EN to gate or ungate clock enable."
          },
          "LVDS_PLL_REF_CLK0_AUTO_LOCK_MODE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS_PLL_REF_CLK0 Lock Mode%%0A1'b1: Automatic Mode. Use LVDS_PLL_REF_CLK0_LOCK_DET to control LVDS_PLL_REF_CLK0 clock gate enable.%%0A1'b0: Manual Mode. Use LVDS_PLL_REF_CLK0_EN to gate or ungate clock enable."
          },
          "DISP_CLK_AUTO_LOCK_MODE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DISP_CLK Lock Mode%%0A1'b1: Automatic Mode. Use DISP_CLK_LOCK_DET to control DISP_CLK clock gate enable.%%0A1'b0: Manual Mode. Use DISP_CLK_EN to gate or ungate clock enable."
          },
          "HSO_CLK_AUTO_LOCK_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSO_CLK Lock Mode%%0A1'b1: Automatic Mode. Use HSO_CLK_LOCK_DET to control HSO_CLK clock gate enable.%%0A1'b0: Manual Mode. Use HSO_CLK_EN to gate or ungate clock enable."
          }
        }
      },
      "CLKRST_CLKOUT0_CTL": {
        "Offset": 400,
        "Description": "Clock Output 0 Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00007F73",
        "Write Mask": "0x00007F73",
        "Reset Value": "0x00004000",
        "Bits": {
          "CLKOUT0_ON_GPIO": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TEST ONLY: CLKOUT0 Output Select%%0A1'b1: CLKOUT0 output enabled on GPIO-A[base+0]%%0A1'b0: RESERVED FOR: CLKOUT0 output enabled on GPIO-A[base+4]%%0ANote: Must also set CLKOUT0_EN = 1 for CLKOUT0 to be driven on the selected pin."
          },
          "CLKOUT0_SEL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT0 Source Select %%0A6'd46: SYSCLK_HS_PLL LVDS_REF_CLK_ALT_CLK_ROOT%%0A6'd45: SYSCLK HS_PLL DISP_ALT_CLK_ROOT%%0A6'd44: SYSCLK HS_PLL HSO_ALT_CLK_ROOT%%0A6'd43: RESERVED%%0A6'd42: RESERVED%%0A6'd41: RESERVED%%0A6'd40: RESERVED%%0A6'd39: RESERVED%%0A6'd38: RESERVED%%0A6'd37: DISP_I2C_SLV_SCL_OE%%0A6'd36: FLASH_SPI_CLK_O%%0A6'd35: OTP_PCKOUT%%0A6'd34: LSO_CLK%%0A6'd33: APB_PCLK%%0A6'd32: RESERVED%%0A6'd31: HSO_DIV_CLK%%0A6'd30: RESERVED%%0A6'd29: RESERVED%%0A6'd28: HSO_MUX_CLK_ROOT%%0A6'd27: OSC_CLK%%0A6'd26: RESERVED%%0A6'd25: EDP EDP_RX_LS_CLK%%0A6'd24: LVDS LVDS_PLL_TEST_DIG_RIGHT%%0A6'd23: LVDS LVDS_PLL_TEST_DIG_LEFT%%0A6'd22: EDP o_AFE_RX_LANE3_CLK%%0A6'd21: EDP o_AFE_RX_LANE2_CLK%%0A6'd20: EDP o_AFE_RX_LANE1_CLK%%0A6'd19: EDP o_AFE_RX_LANE0_CLK%%0A6'd18: EDP o_AFE_ML_REF_CLK%%0A6'd17: SYSCLK_HSPLL o_SYSCLK_300M -> EDP%%0A6'd16: RESERVED%%0A6'd15: RESERVED %%0A6'd14: RESERVED%%0A6'd13: LVDS o_PLL_PCLK_CORE1 (RIGHT)%%0A6'd12: RESERVED %%0A6'd11: RESERVED %%0A6'd10: LVDS o_PLL_PCLK_CORE0 (LEFT)%%0A6'd9: CORE_SYS_PLL SYS_SDM_CLK%%0A6'd8: CORE_SYS_PLL SYS_CAL_CLK%%0A6'd7: CORE_SYS_PLL RESERVED FOR TAC_CLK%%0A6'd6: LVDS LVDS_PLL_REF_CLK1_ROOT (RIGHT)%%0A6'd5: LVDS LVDS_PLL_REF_CLK0_ROOT (LEFT)%%0A6'd4: CORE_SYS_PLL DISP_CLK_ROOT%%0A6'd3: RESERVED FOR SYS_PLL CHIM_HSO_CLK_ROOT%%0A4'd2: CORE_SYS_PLL HSO_CLK_ROOT%%0A6'd1: CORE_SYS_PLL OSC_CLK_ROOT%%0A6'd0: CORE_SYS_PLL FRO_CLK_ROOT%%0AAll other values: Reserved"
          },
          "CLKOUT0_DIV": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT0 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT0_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
          },
          "CLKOUT0_POL_INV": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT0 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
          },
          "CLKOUT0_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT0 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT0 Enabled%%0A1'b0: CLKOUT0 Disabled"
          }
        }
      },
      "CLKRST_CLKOUT1_CTL": {
        "Offset": 404,
        "Description": "Clock Output 1 Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00007F73",
        "Write Mask": "0x00007F73",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLKOUT1_ON_GPIO": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT1 Output Select%%0A1'b1: RESERVED FOR: CLKOUT1 output enabled on GPIO-A[base+1]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+5]%%0ANote: Must also set CLKOUT1_EN = 1 for CLKOUT1 to be driven on the selected pin."
          },
          "CLKOUT1_SEL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT1 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
          },
          "CLKOUT1_DIV": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT1 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
          },
          "CLKOUT1_POL_INV": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT1 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
          },
          "CLKOUT1_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT1 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT1 Enabled%%0A1'b0: CLKOUT1 Disabled"
          }
        }
      },
      "CLKRST_CLKOUT2_CTL": {
        "Offset": 408,
        "Description": "Clock Output 2 Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00007F73",
        "Write Mask": "0x00007F73",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLKOUT2_ON_GPIO": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Output Select%%0A1'b1: RESERVED FOR: CLKOUT 2output enabled on GPIO-A[base+2]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+6]%%0ANote: Must also set CLKOUT2_EN = 1 for CLKOUT2 to be driven on the selected pin."
          },
          "CLKOUT2_SEL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
          },
          "CLKOUT2_DIV": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
          },
          "CLKOUT2_POL_INV": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
          },
          "CLKOUT2_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT2 Enabled%%0A1'b0: CLKOUT2 Disabled"
          }
        }
      },
      "CLKRST_CLKOUT3_CTL": {
        "Offset": 412,
        "Description": "Clock Output 3 Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00007F73",
        "Write Mask": "0x00007F73",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLKOUT3_ON_GPIO": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT3 Output Select%%0A1'b1: RESERVED FOR: CLKOUT 2output enabled on GPIO-A[base+3]%%0A1'b0: CLKOUT1 output enabled on GPIO-A[base+7]%%0ANote: Must also set CLKOUT2_EN = 1 for CLKOUT2 to be driven on the selected pin."
          },
          "CLKOUT3_SEL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT3 Source Select%%0ASee the TEST ONLY: CLKOUT0 Description for details."
          },
          "CLKOUT3_DIV": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT3 Divider%%0A3'b011: Divide-by-128%%0A3'b010: Divide-by-64%%0A3'b001: Divide-by-32%%0A3'b000: Divide-by-16%%0AAll other values are Reserved%%0ANote: When CLKOUT1_SEL source is HSO_CLK or any other fast clock, it is recommended to divide down the output to a 'reasonable' speed (for example, < 50 MHz for ATE)"
          },
          "CLKOUT3_POL_INV": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT2 Inverter%%0A1'b1: Invert the clock polarity%%0A1'b0: Non-invert the clock polarity"
          },
          "CLKOUT3_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST ONLY: CLKOUT3 Output Enable. Note: Firmware assessible. Does not require TME (Test Mode Entry).%%0A1'b1: CLKOUT2 Enabled%%0A1'b0: CLKOUT2 Disabled"
          }
        }
      },
      "CLKRST_CLKOUT_CNT_CTL": {
        "Offset": 416,
        "Description": "Clock Output Count Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xC000FFFF",
        "Write Mask": "0xC000FFFF",
        "Reset Value": "0x40001800",
        "Bits": {
          "CLKOUT_CNT_EN": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Output Counter Enable. Enable or disable counters. FW should only change this register field value no more often than once every 10 PCLK cycles. All other CLKRST_CLKOUT_CNT_CTL fields must only change value when CLKOUT_CNT_EN is disabled.%%0A1'b1: Clear all counters and then Enable%%0A1'b0: Disable and stop all counters"
          },
          "CLKOUT_CNT_LOOP_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock Output Counter Loop Enable. If Counters are Enabled, then continuously loop the REF_CLK_CNT counter while re-latching the TAR_CLK_CNT each time REF_CLK_CNT is reached.  FW must only change this register field value when CLKOUT_CNT_EN is disabled.%%0A1'b1: Continuously loop forever%%0A1'b0: Run loop once"
          },
          "CLKOUT_REF_CLK_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00001800",
            "Comment": "Clock Output Reference Clock (OSC_CLK) Count Compare Value to reach in units of REF_CLK (OSC_CLK) clocks. Internal counter counts upward from zero. FW must only change this register field value when CLKOUT_CNT_EN is disabled. The minimum value must be larger than at least 3 TAR_CLK periods."
          }
        }
      },
      "CLKRST_CLKOUT_CNT_STS0": {
        "Offset": 420,
        "Description": "Clock Output Count Status Register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLKOUT_TAR_CLK_CNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Output Target Clock Count Value. Latches currently selected Target Clock Output 0 Total Count each time when REF_CLK_CNT is reached. Internal counter counts upward from zero.%%0AFrequency = TAR_CLK_CNT / REF_CLK_CNT  * 24Mhz."
          }
        }
      },
      "CLKRST_CLKOUT_CNT_STS1": {
        "Offset": 424,
        "Description": "Clock Output Count Status Register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLKOUT_REF_CLK_CNT_DONE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Output Reference Clock Count Done. REF_CLK_CNT is reached. Clear by disabling then re-enablng CLKOUT_CNT_EN."
          }
        }
      },
      "CLKRST_LSO_DEBUG": {
        "Offset": 432,
        "Description": "LSO Debug Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LSO_DISABLE_KEY": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Values other than the key enable LSO clock. See Reference manual for the key for debug only."
          }
        }
      },
      "CLKRST_RST_CTL": {
        "Offset": 512,
        "Description": "Reset Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "L2_SOFT_RST": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "L2 Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
          },
          "APB_PERIPH_SOFT_RST": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "APB Peripheral Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
          },
          "AHB_PERIPH_SOFT_RST": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "AHB Peripheral Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
          },
          "CORE_SOFT_RST": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CPU Core Soft Reset%%0A1'b1: Set Soft Reset. Self-clears.%%0A1'b0: No-action."
          },
          "AFE_OVRD_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR AFE Override Reset (Soft Reset)%%0AFirmware is expected to set AFE_OVRD_RESET for as long as needed to meet the minimum AFE Reset pulse width, then clear AFE_OVRD_RESET.%%0A1'b1: Set (override) AFE Reset.%%0A1'b0: Clear (don't-override) AFE Reset. Depending on the specific ASIC, the specific ASIC may have another functional means of setting/clearing AFE Reset. For DIG2409, no such other functional means exists, so AFE_OVRD_RESET=0 clears AFE Reset."
          }
        }
      },
      "CLKRST_RST_REASON_STS": {
        "Offset": 516,
        "Description": "Reset Reason Status Register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RST_REASON": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Reset Reason%%0ARESERVED FOR 0x20: Wake up from the hibernate powered down mode.%%0A0x18: Reset from CLKRST_RST_CTL.CORE_SOFT_RST register field being set.%%0A0x13: Reset from CLKRST_RST_CTL.L2_SOFT_RST register field being set.%%0A0x12: Reset from CPU (Depends on the specific ASIC. For SB7900, Reset from the Display CPU does not occur).%%0A0x11: WDT (Watchdog) Timeout%%0A0x10: DEBUG_NDRESET (Debug NDMRESET Register Field) Timeout%%0A0x08: Pin-based Hard Reset (RESET_N). Note that RESET_N detection depends on RESET_N asserting while the OSC_CLK is active.%%0A0x01: POR (Power-On Reset) assertion%%0A0x00: No reason recorded"
          }
        }
      },
      "CLKRST_RST_PC_STS": {
        "Offset": 520,
        "Description": "Reset Program Counter Status Register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RST_PC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Reset Program Counter Value. On Reset, captures the last CPU Fetch PC, just prior to the Reset."
          }
        }
      },
      "CLKRST_RST_FWDATA0": {
        "Offset": 524,
        "Description": "Reset FW Scratch Data Register that",
        "Defines": "alt_reset=pwr_ok, safe=Always, skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "RST_FWDATA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store scratch data. This register is preserved through any soft resets and reset_n-pin resets."
          }
        }
      }
    },
    "Address": "0x20000000",
    "Size": 4096
  },
  "GPIO": {
    "Register": {
      "GPIO_IE_SET": {
        "Offset": 0,
        "Description": "GPIO Port Input Enable Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IE_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Input enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_IE_CLR": {
        "Offset": 4,
        "Description": "GPIO Port Input Enable Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IE_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Input enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_IE_VAL": {
        "Offset": 8,
        "Description": "GPIO Port Value of Input Enable",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000200",
        "Bits": {
          "IE_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000200",
            "Comment": "Value of Input Enable%%0AIE_VAL[n] 0: GPIO[n] Input disabled%%0AIE_VAL[n] 1: GPIO[n] Input enabled%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_DATA_IN": {
        "Offset": 12,
        "Description": "GPIO Port Read Back Value of Data Input",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DATA_IN": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the state on corresponding GPIO Input pin"
          }
        }
      },
      "GPIO_OE_SET": {
        "Offset": 16,
        "Description": "GPIO Port Output Enable Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "OE_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Output enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_OE_CLR": {
        "Offset": 20,
        "Description": "GPIO Port Output Enable Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "OE_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Output enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_OE_VAL": {
        "Offset": 24,
        "Description": "GPIO Port Value of Output Enable",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "OE_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value of Output Enable%%0AOE_VAL[n] 0: GPIO[n] Output disabled%%0AOE_VAL[n] 1: GPIO[n]Output enabled%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_DATA_SET": {
        "Offset": 28,
        "Description": "GPIO Port Data Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DATA_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Data set [31:0]%%0AWrite 1 Sets the data bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_DATA_CLR": {
        "Offset": 32,
        "Description": "GPIO Port Data Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DATA_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Data clear [31:0]%%0AWrite 1 Clears the data bit.%%0AWrite 0 No effect.%%0AReads back 0%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1"
          }
        }
      },
      "GPIO_DATA_OUT": {
        "Offset": 36,
        "Description": "GPIO Port Value of Data Out Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DATA_OUT": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value of Data Out Register%%0ANote: GPIO7/GPIO8/GPIO10 are input only in Gen1",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_INTEN_SET": {
        "Offset": 40,
        "Description": "GPIO Port Interrupt Enable Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTEN_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
          }
        }
      },
      "GPIO_INTEN_CLR": {
        "Offset": 44,
        "Description": "GPIO Port Interrupt Enable Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTEN_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
          }
        }
      },
      "GPIO_INTEN_VAL": {
        "Offset": 48,
        "Description": "GPIO Port Value of Interrupt Enable",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTEN_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value of Interrupt Enable%%0AINTEN_VAL[n] 0: GPIO[n] Interrupt disabled%%0AINTEN_VAL[n] 1: GPIO[n] Interrupt enabled",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_INTPOL_SET": {
        "Offset": 52,
        "Description": "GPIO Port Interrupt Polarity Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTPOL_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt polarity set [31:0]%%0AWrite 1 Sets the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
          }
        }
      },
      "GPIO_INTPOL_CLR": {
        "Offset": 56,
        "Description": "GPIO Port Interrupt Polarity Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTPOL_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt polarity clear [31:0]%%0AWrite 1 Clears the enable bit.%%0AWrite 0 No effect.%%0AReads back 0"
          }
        }
      },
      "GPIO_INTPOL_VAL": {
        "Offset": 60,
        "Description": "GPIO Port Value of Interrupt Polarity",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "INTPOL_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Value of Interrupt Polarity%%0AInterrupt type is level (INTTYPE_VAL[n]=0)%%0AINTPOL_VAL[n] 0: GPIO[n] Low-level%%0AINTPOL_VAL[n] 1: GPIO[n] High-level%%0AInterrupt type is edge (INTTYPE_VAL[n]=1)%%0AINTPOL_VAL[n] 0: GPIO[n] Falling-edge%%0AINTPOL_VAL[n] 1: GPIO[n] Rising-edge",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_INTTYPE_SET": {
        "Offset": 64,
        "Description": "GPIO Port Interrupt Type Set Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTTYPE_SET": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt type set [31:0]%%0AWrite 1 Sets the bit%%0AWrite 0 No effect%%0AReads back 0"
          }
        }
      },
      "GPIO_INTTYPE_CLR": {
        "Offset": 68,
        "Description": "GPIO Port Interrupt Type Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTTYPE_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt type clear [31:0]%%0AWrite 1 Clears the bit%%0AWrite 0 No effect%%0AReads back 0"
          }
        }
      },
      "GPIO_INTTYPE_VAL": {
        "Offset": 72,
        "Description": "GPIO Port Value of Interrupt Type",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "INTTYPE_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "Value of Interrupt Type%%0AINTTYPE_VAL[n] 0: GPIO[n] Level%%0AINTTYPE_VAL[n] 1: GPIO[n] Edge",
            "Defines": "addr_decode_only"
          }
        }
      },
      "GPIO_INTSTATUS_CLR": {
        "Offset": 76,
        "Description": "GPIO Port Interrupt Status Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTSTATUS_CLR": {
            "Position": [
              0,
              31
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Interrupt status clear [31:0]%%0AWrite 1 Clears the bit%%0AWrite 0 No effect%%0AReads back 0"
          }
        }
      },
      "GPIO_INTSTATUS_VAL": {
        "Offset": 80,
        "Description": "GPIO Port Read Back Value of Interrupt Status",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTSTATUS_VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read back value of Interrupt Status%%0AINTSTATUS_VAL[n] 0: No interrupt detected%%0AINTSTATUS_VAL[n] 1: Interrupt detected"
          }
        }
      },
      "GPIO_DS_SEL_0": {
        "Offset": 84,
        "Description": "GPIO Drive Strength Register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF555555",
        "Bits": {
          "DS_TCH_CSN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_tch_csn"
          },
          "DS_TCH_CLK": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_tch_clk"
          },
          "DS_TCH_MOSI": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_tch_mosi"
          },
          "DS_TCH_MISO": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_tch_miso"
          },
          "DS_TCH_ATTN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO30",
            "Defines": "oport=ds_tch_attn"
          },
          "DS_GPIO10": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio10"
          },
          "DS_GPIO9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio9"
          },
          "DS_GPIO8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio8"
          },
          "DS_GPIO7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio7"
          },
          "DS_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio6"
          },
          "DS_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio5"
          },
          "DS_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio4"
          },
          "DS_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio3"
          },
          "DS_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio2"
          },
          "DS_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio1"
          },
          "DS_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_gpio0"
          }
        }
      },
      "GPIO_DS_SEL_1": {
        "Offset": 88,
        "Description": "GPIO Drive Strength Register 1",
        "Read Mask": "0x3FFF3FFF",
        "Write Mask": "0x3FFF3FFF",
        "Reset Value": "0x3FFF3FFF",
        "Bits": {
          "DS_LED1_GPIO6": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO15",
            "Defines": "oport=ds_led1_gpio6"
          },
          "DS_LED1_GPIO5": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO14",
            "Defines": "oport=ds_led1_gpio5"
          },
          "DS_LED1_GPIO4": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO13",
            "Defines": "oport=ds_led1_gpio4"
          },
          "DS_LED1_GPIO3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO12",
            "Defines": "oport=ds_led1_gpio3"
          },
          "DS_LED1_GPIO2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO11",
            "Defines": "oport=ds_led1_gpio2"
          },
          "DS_LED1_GPIO1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led1_gpio1"
          },
          "DS_LED1_GPIO0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led1_gpio0"
          },
          "DS_LED0_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio6"
          },
          "DS_LED0_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio5"
          },
          "DS_LED0_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio4"
          },
          "DS_LED0_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio3"
          },
          "DS_LED0_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio2"
          },
          "DS_LED0_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio1"
          },
          "DS_LED0_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Defines": "oport=ds_led0_gpio0"
          }
        }
      },
      "GPIO_DS_SEL_2": {
        "Offset": 92,
        "Description": "GPIO Drive Strength Register 2",
        "Read Mask": "0x3FFF3FFF",
        "Write Mask": "0x3FFF3FFF",
        "Reset Value": "0x3FFF3FFF",
        "Bits": {
          "DS_LED3_GPIO6": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO29",
            "Defines": "oport=ds_led3_gpio6"
          },
          "DS_LED3_GPIO5": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO28",
            "Defines": "oport=ds_led3_gpio5"
          },
          "DS_LED3_GPIO4": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shraed with GPIO27",
            "Defines": "oport=ds_led3_gpio4"
          },
          "DS_LED3_GPIO3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO26",
            "Defines": "oport=ds_led3_gpio3"
          },
          "DS_LED3_GPIO2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO25",
            "Defines": "oport=ds_led3_gpio2"
          },
          "DS_LED3_GPIO1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO24",
            "Defines": "oport=ds_led3_gpio1"
          },
          "DS_LED3_GPIO0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO23",
            "Defines": "oport=ds_led3_gpio0"
          },
          "DS_LED2_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO22",
            "Defines": "oport=ds_led2_gpio6"
          },
          "DS_LED2_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO21",
            "Defines": "oport=ds_led2_gpio5"
          },
          "DS_LED2_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO20",
            "Defines": "oport=ds_led2_gpio4"
          },
          "DS_LED2_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO19",
            "Defines": "oport=ds_led2_gpio3"
          },
          "DS_LED2_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO18",
            "Defines": "oport=ds_led2_gpio2"
          },
          "DS_LED2_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO17",
            "Defines": "oport=ds_led2_gpio1"
          },
          "DS_LED2_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Shared with GPIO16",
            "Defines": "oport=ds_led2_gpio0"
          }
        }
      },
      "GPIO_DS_SEL_3": {
        "Offset": 96,
        "Description": "GPIO Drive Strength Register 3",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x05450000",
        "Bits": {
          "DS_DISP_CSN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_disp_csn"
          },
          "DS_DISP_MOSI_SDA": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_disp_mosi_sda"
          },
          "DS_DISP_MISO": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_disp_miso"
          },
          "DS_DISP_I2C_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_disp_i2c_sel"
          },
          "DS_DISP_ATTN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO31",
            "Defines": "oport=ds_disp_attn"
          },
          "DS_DISP_CLK_SCL": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=ds_disp_clk_scl"
          },
          "DS_FLASH_SPI_HOLDN_IO3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_holdn_io3"
          },
          "DS_FLASH_SPI_WPN_IO2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_wpn_io2"
          },
          "DS_FLASH_SPI_MISO_IO1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_miso_io1"
          },
          "DS_FLASH_SPI_MOSI_IO0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_mosi_io0"
          },
          "DS_FLASH_SPI_CSN": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_csn"
          },
          "DS_FLASH_SPI_CLK": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=ds_flash_spi_clk"
          }
        }
      },
      "GPIO_DS_SEL_4": {
        "Offset": 100,
        "Description": "GPIO Drive Strength Register 4",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000100",
        "Bits": {
          "DS_DBIST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_dbist"
          },
          "DS_FAIL_DET_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Output only",
            "Defines": "oport=ds_fail_det_out"
          },
          "DS_FAIL_DET_IN1_N": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_fail_det_in1_n"
          },
          "DS_FAIL_DET_IN0_N": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_fail_det_in0_n"
          },
          "DS_APO_IN1_N": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_apo_in1_n"
          },
          "DS_APO_IN0_N": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Input only",
            "Defines": "oport=ds_apo_in0_n"
          }
        }
      },
      "GPIO_P_SEL_0": {
        "Offset": 104,
        "Description": "GPIO Pullup/Pulldown Register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x002A8000",
        "Bits": {
          "P_TCH_CSN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_tch_csn"
          },
          "P_TCH_CLK": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_tch_clk"
          },
          "P_TCH_MOSI": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_tch_mosi"
          },
          "P_TCH_MISO": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_tch_miso"
          },
          "P_TCH_ATTN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shared with GPIO30",
            "Defines": "oport=p_tch_attn"
          },
          "P_GPIO10": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Gen1 uses weak pulldown",
            "Defines": "oport=p_gpio10"
          },
          "P_GPIO9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Gen1 uses weak pulldown",
            "Defines": "oport=p_gpio9"
          },
          "P_GPIO8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Gen1 uses weak pulldown",
            "Defines": "oport=p_gpio8"
          },
          "P_GPIO7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Gen1 uses weak pulldown",
            "Defines": "oport=p_gpio7"
          },
          "P_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio6"
          },
          "P_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio5"
          },
          "P_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio4"
          },
          "P_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio3"
          },
          "P_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio2"
          },
          "P_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio1"
          },
          "P_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_gpio0"
          }
        }
      },
      "GPIO_P_SEL_1": {
        "Offset": 108,
        "Description": "GPIO Pullup/Pulldown Register 1",
        "Read Mask": "0x3FFF3FFF",
        "Write Mask": "0x3FFF3FFF",
        "Reset Value": "0x15561556",
        "Bits": {
          "P_LED1_GPIO6": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO15",
            "Defines": "oport=p_led1_gpio6"
          },
          "P_LED1_GPIO5": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO14",
            "Defines": "oport=p_led1_gpio5"
          },
          "P_LED1_GPIO4": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO13",
            "Defines": "oport=p_led1_gpio4"
          },
          "P_LED1_GPIO3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO12",
            "Defines": "oport=p_led1_gpio3"
          },
          "P_LED1_GPIO2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO11",
            "Defines": "oport=p_led1_gpio2"
          },
          "P_LED1_GPIO1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led1_gpio1"
          },
          "P_LED1_GPIO0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "2'b10: weak pull-down",
            "Defines": "oport=p_led1_gpio0"
          },
          "P_LED0_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio6"
          },
          "P_LED0_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio5"
          },
          "P_LED0_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio4"
          },
          "P_LED0_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio3"
          },
          "P_LED0_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio2"
          },
          "P_LED0_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_led0_gpio1"
          },
          "P_LED0_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "2'b10: weak pull-down",
            "Defines": "oport=p_led0_gpio0"
          }
        }
      },
      "GPIO_P_SEL_2": {
        "Offset": 112,
        "Description": "GPIO Pullup/Pulldown Register 2",
        "Read Mask": "0x3FFF3FFF",
        "Write Mask": "0x3FFF3FFF",
        "Reset Value": "0x15561556",
        "Bits": {
          "P_LED3_GPIO6": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO29",
            "Defines": "oport=p_led3_gpio6"
          },
          "P_LED3_GPIO5": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO28",
            "Defines": "oport=p_led3_gpio5"
          },
          "P_LED3_GPIO4": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shraed with GPIO27",
            "Defines": "oport=p_led3_gpio4"
          },
          "P_LED3_GPIO3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO26",
            "Defines": "oport=p_led3_gpio3"
          },
          "P_LED3_GPIO2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO25",
            "Defines": "oport=p_led3_gpio2"
          },
          "P_LED3_GPIO1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO24",
            "Defines": "oport=p_led3_gpio1"
          },
          "P_LED3_GPIO0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Shared with GPIO23%%0A2'b10: weak pull-down",
            "Defines": "oport=p_led3_gpio0"
          },
          "P_LED2_GPIO6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO22",
            "Defines": "oport=p_led2_gpio6"
          },
          "P_LED2_GPIO5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO21",
            "Defines": "oport=p_led2_gpio5"
          },
          "P_LED2_GPIO4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO20",
            "Defines": "oport=p_led2_gpio4"
          },
          "P_LED2_GPIO3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO19",
            "Defines": "oport=p_led2_gpio3"
          },
          "P_LED2_GPIO2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO18",
            "Defines": "oport=p_led2_gpio2"
          },
          "P_LED2_GPIO1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO17",
            "Defines": "oport=p_led2_gpio1"
          },
          "P_LED2_GPIO0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Shared with GPIO16%%0A2'b10: weak pull-down",
            "Defines": "oport=p_led2_gpio0"
          }
        }
      },
      "GPIO_P_SEL_3": {
        "Offset": 116,
        "Description": "GPIO Pullup/Pulldown Register 3",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000004",
        "Bits": {
          "P_DISP_CSN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_disp_csn"
          },
          "P_DISP_MOSI_SDA": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_disp_mosi_sda"
          },
          "P_DISP_MISO": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_disp_miso"
          },
          "P_DISP_I2C_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_disp_i2c_sel"
          },
          "P_DISP_ATTN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shared with GPIO31",
            "Defines": "oport=p_disp_attn"
          },
          "P_DISP_CLK_SCL": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_disp_clk_scl"
          },
          "P_FLASH_SPI_HOLDN_IO3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_flash_spi_holdn_io3"
          },
          "P_FLASH_SPI_WPN_IO2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_flash_spi_wpn_io2"
          },
          "P_FLASH_SPI_MISO_IO1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_flash_spi_miso_io1"
          },
          "P_FLASH_SPI_MOSI_IO0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_flash_spi_mosi_io0"
          },
          "P_FLASH_SPI_CSN": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "2'b01: weak pull-up",
            "Defines": "oport=p_flash_spi_csn"
          },
          "P_FLASH_SPI_CLK": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_flash_spi_clk"
          }
        }
      },
      "GPIO_P_SEL_4": {
        "Offset": 120,
        "Description": "GPIO Pullup/Pulldown Register 4",
        "Defines": "oport=",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000055",
        "Bits": {
          "P_DBIST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_dbist"
          },
          "P_FAIL_DET_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=p_fail_det_out"
          },
          "P_FAIL_DET_IN1_N": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "2'b01: weak pull-up",
            "Defines": "oport=p_fail_det_in1_n"
          },
          "P_FAIL_DET_IN0_N": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "2'b01: weak pull-up",
            "Defines": "oport=p_fail_det_in0_n"
          },
          "P_APO_IN1_N": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_apo_in1_n"
          },
          "P_APO_IN0_N": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=p_apo_in0_n"
          }
        }
      },
      "GPIO_SMT_SEL_0": {
        "Offset": 124,
        "Description": "GPIO Hysteresis Register 0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "SMT_TCH_CSN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_tch_csn"
          },
          "SMT_TCH_CLK": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_tch_clk"
          },
          "SMT_TCH_MOSI": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_tch_mosi"
          },
          "SMT_TCH_MISO": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_tch_miso"
          },
          "SMT_TCH_ATTN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO30",
            "Defines": "oport=smt_tch_attn"
          },
          "SMT_GPIO10": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio10"
          },
          "SMT_GPIO9": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio9"
          },
          "SMT_GPIO8": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio8"
          },
          "SMT_GPIO7": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio7"
          },
          "SMT_GPIO6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio6"
          },
          "SMT_GPIO5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio5"
          },
          "SMT_GPIO4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio4"
          },
          "SMT_GPIO3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio3"
          },
          "SMT_GPIO2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio2"
          },
          "SMT_GPIO1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio1"
          },
          "SMT_GPIO0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_gpio0"
          }
        }
      },
      "GPIO_SMT_SEL_1": {
        "Offset": 128,
        "Description": "GPIO Hysteresis Register 1",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00003FFF",
        "Bits": {
          "SMT_LED1_GPIO6": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO15",
            "Defines": "oport=smt_led1_gpio6"
          },
          "SMT_LED1_GPIO5": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO14",
            "Defines": "oport=smt_led1_gpio5"
          },
          "SMT_LED1_GPIO4": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO13",
            "Defines": "oport=smt_led1_gpio4"
          },
          "SMT_LED1_GPIO3": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO12",
            "Defines": "oport=smt_led1_gpio3"
          },
          "SMT_LED1_GPIO2": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO11",
            "Defines": "oport=smt_led1_gpio2"
          },
          "SMT_LED1_GPIO1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led1_gpio1"
          },
          "SMT_LED1_GPIO0": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led1_gpio0"
          },
          "SMT_LED0_GPIO6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio6"
          },
          "SMT_LED0_GPIO5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio5"
          },
          "SMT_LED0_GPIO4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio4"
          },
          "SMT_LED0_GPIO3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio3"
          },
          "SMT_LED0_GPIO2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio2"
          },
          "SMT_LED0_GPIO1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio1"
          },
          "SMT_LED0_GPIO0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_led0_gpio0"
          }
        }
      },
      "GPIO_SMT_SEL_2": {
        "Offset": 132,
        "Description": "GPIO Hysteresis Register 2",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00003FFF",
        "Bits": {
          "SMT_LED3_GPIO6": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO29",
            "Defines": "oport=smt_led3_gpio6"
          },
          "SMT_LED3_GPIO5": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO28",
            "Defines": "oport=smt_led3_gpio5"
          },
          "SMT_LED3_GPIO4": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shraed with GPIO27",
            "Defines": "oport=smt_led3_gpio4"
          },
          "SMT_LED3_GPIO3": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO26",
            "Defines": "oport=smt_led3_gpio3"
          },
          "SMT_LED3_GPIO2": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO25",
            "Defines": "oport=smt_led3_gpio2"
          },
          "SMT_LED3_GPIO1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO24",
            "Defines": "oport=smt_led3_gpio1"
          },
          "SMT_LED3_GPIO0": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO23",
            "Defines": "oport=smt_led3_gpio0"
          },
          "SMT_LED2_GPIO6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO22",
            "Defines": "oport=smt_led2_gpio6"
          },
          "SMT_LED2_GPIO5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO21",
            "Defines": "oport=smt_led2_gpio5"
          },
          "SMT_LED2_GPIO4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO20",
            "Defines": "oport=smt_led2_gpio4"
          },
          "SMT_LED2_GPIO3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO19",
            "Defines": "oport=smt_led2_gpio3"
          },
          "SMT_LED2_GPIO2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO18",
            "Defines": "oport=smt_led2_gpio2"
          },
          "SMT_LED2_GPIO1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO17",
            "Defines": "oport=smt_led2_gpio1"
          },
          "SMT_LED2_GPIO0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO16",
            "Defines": "oport=smt_led2_gpio0"
          }
        }
      },
      "GPIO_SMT_SEL_3": {
        "Offset": 136,
        "Description": "GPIO Hysteresis Register 3",
        "Read Mask": "0x00001FBF",
        "Write Mask": "0x00001FBF",
        "Reset Value": "0x00001FBF",
        "Bits": {
          "SMT_DISP_CSN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_disp_csn"
          },
          "SMT_DISP_MOSI_SDA": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_disp_mosi_sda"
          },
          "SMT_DISP_MISO": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_disp_miso"
          },
          "SMT_DISP_I2C_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_disp_i2c_sel"
          },
          "SMT_DISP_ATTN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Shared with GPIO31",
            "Defines": "oport=smt_disp_attn"
          },
          "SMT_DISP_CLK_SCL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_disp_clk_scl"
          },
          "SMT_FLASH_SPI_HOLDN_IO3": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_holdn_io3"
          },
          "SMT_FLASH_SPI_WPN_IO2": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_wpn_io2"
          },
          "SMT_FLASH_SPI_MISO_IO1": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_miso_io1"
          },
          "SMT_FLASH_SPI_MOSI_IO0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_mosi_io0"
          },
          "SMT_FLASH_SPI_CSN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_csn"
          },
          "SMT_FLASH_SPI_CLK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_flash_spi_clk"
          }
        }
      },
      "GPIO_SMT_SEL_4": {
        "Offset": 140,
        "Description": "GPIO Hysteresis Register 4",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x0000003F",
        "Bits": {
          "SMT_DBIST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_dbist"
          },
          "SMT_FAIL_DET_OUT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_fail_det_out"
          },
          "SMT_FAIL_DET_IN1_N": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_fail_det_in1_n"
          },
          "SMT_FAIL_DET_IN0_N": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_fail_det_in0_n"
          },
          "SMT_APO_IN1_N": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_apo_in1_n"
          },
          "SMT_APO_IN0_N": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Defines": "oport=smt_apo_in0_n"
          }
        }
      },
      "GPIO_TEST": {
        "Offset": 144,
        "Read Mask": "0x0000707F",
        "Write Mask": "0x0000707F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LOOPBACK_SEL": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects which GPIO input loops back to output%%0A000: GPIO0, 001:GPIO1 %%E2%%80%%A6. 110:GPIO6 111: Reserved"
          },
          "LOOPBACK6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[6]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[6]=1 register settings must be set."
          },
          "LOOPBACK5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[5]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[5]=1 register settings must be set."
          },
          "LOOPBACK4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[4]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[4]=1 register settings must be set."
          },
          "LOOPBACK3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[3]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[3]=1 register settings must be set."
          },
          "LOOPBACK2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[2]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[2]=1 register settings must be set."
          },
          "LOOPBACK1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[1]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[1]=1 register settings must be set."
          },
          "LOOPBACK0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable loopback from GPIO[LOOPBACK_SEL] to GPIO[0]. IE_VAL[LOOPBACK_SEL]=1 and OE_VAL[0]=1 register settings must be set."
          }
        }
      },
      "GPIO_VREF_CTRL": {
        "Offset": 148,
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "FLASH_VREF_SEL_18": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=flash_vref_sel_18"
          },
          "GPIO_VREF_SEL_18": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=gpio_vref_sel_18"
          },
          "HOST_VREF_SEL_18": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=host_vref_sel_18"
          },
          "LED_0_VREF_SEL_18": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=led_0_vref_sel_18"
          },
          "LED_1_VREF_SEL_18": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Defines": "oport=led_1_vref_sel_18"
          }
        }
      }
    },
    "Address": "0x20001000",
    "Size": 4096
  },
  "AONT": {
    "Register": {
      "AONT_CFG": {
        "Offset": 0,
        "Description": "Configuration and modes register",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "IEN_MATCH2": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer count > target #2 generates aont_intr2"
          },
          "DBG_HALT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, the timer freezes when the CPU is halted for debug"
          },
          "IEN_OVERFLOW": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer overflow generates a CPU interrupt"
          },
          "IEN_MATCH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer count > target generates a CPU interrupt"
          }
        }
      },
      "AONT_COUNT_LOW": {
        "Offset": 8,
        "Description": "Current count low bits",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_LOW": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Reading this register shows the low 32 bits of the current count and also saves the high bits of the counter in COUNT_HIGH"
          }
        }
      },
      "AONT_COUNT_HIGH": {
        "Offset": 12,
        "Description": "Current count high bits",
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_HIGH": {
            "Position": [
              0,
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This shadow register is updated only upon a read to COUNT_LOW"
          }
        }
      },
      "AONT_TARGET_LOW": {
        "Offset": 16,
        "Description": "Timer target low bits",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TARGET_LOW": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Writing this register updates the target count value from the written data and from TARGET_HIGH%%0ATo acknowledge a timer interrupt, simply write TARGET to a desired new target (higher than the current COUNT)"
          }
        }
      },
      "AONT_TARGET_HIGH": {
        "Offset": 20,
        "Description": "Timer target high bits",
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x0003FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TARGET_HIGH": {
            "Position": [
              0,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This shadow register is copied to the target count only upon a write to TARGET_LOW"
          }
        }
      },
      "AONT_TARGET2_LOW": {
        "Offset": 24,
        "Description": "Timer target #2 low bits",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TARGET2_LOW": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Writing this register updates the target count value from the written data and from TARGET2_HIGH%%0ATo acknowledge timer interrupt #2, simply write TARGET2 to a desired new target (higher than the current COUNT)"
          }
        }
      },
      "AONT_TARGET2_HIGH": {
        "Offset": 28,
        "Description": "Timer target #2 high bits",
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x0003FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TARGET2_HIGH": {
            "Position": [
              0,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This shadow register is copied to the target count only upon a write to TARGET2_LOW"
          }
        }
      },
      "AONT_TEST_ID": {
        "Offset": 192,
        "Description": "Testbench identification register",
        "Defines": "skip",
        "Read Mask": "0xFFFF0001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "SIG": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Signature showing whether the base testbench is present%%0AThis is 0x54 if the base testbench is present (for sims)%%0AThis will be 0 if the base testbench is absent (probably on the physical chip)"
          },
          "SIG2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Signature showing whether the extended testbench is present%%0AThis is 0x42 if the extended testbench is present (only possible for sims)%%0AThis will be 0 if the extended testbench is absent (on the physical chip)"
          },
          "ASYNC_INTR": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "True if the timer config defines `AONT_ASYNC_INTR"
          }
        }
      },
      "AONT_TEST_CFG": {
        "Offset": 196,
        "Description": "Testbench control register%%0AThis register exists only if AONT_TEST_ID.SIG != 0",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ISCALE": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Scale factor for incrementer, used to speed up the timer during tests"
          }
        }
      },
      "AONT_TEST_IN": {
        "Offset": 200,
        "Description": "Testbench input register%%0AThis register exists only if AONT_TEST_ID.SIG != 0",
        "Read Mask": "0x00000005",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "FORCE_CLEAR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to force the timer to zero"
          },
          "PULSE_TCLK": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 in FORCE_TCLK mode to generate a TCLK pulse"
          },
          "FORCE_TCLK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to override TCLK signal using the testbench"
          }
        }
      },
      "AONT_TEST_STIM": {
        "Offset": 204,
        "Description": "Test bench stimulus register",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000201",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLEAR_COUNT": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to clear WATCH_COUNT to zero"
          },
          "FORCE_HALTED": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to force 'halted' signal high"
          }
        }
      },
      "AONT_TEST_WATCH": {
        "Offset": 208,
        "Description": "Testbench watch register%%0AThis register exists only if AONT_TEST_ID.SIG2 != 0",
        "Read Mask": "0x00FF000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "WATCH_COUNT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Testbench event counter%%0AThis register exists only if AONT_TEST_ID.SIG2 != 0"
          },
          "WATCH_INTR2": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the aont_intr2 output signal"
          },
          "WATCH_WAKEUP2": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the aont_wakeup2 output signal"
          },
          "WATCH_INTR": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the timer interrupt output signal"
          },
          "WATCH_WAKEUP": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the timer wakeup output signal"
          }
        }
      },
      "AONT_PROPERTIES": {
        "Offset": 248,
        "Description": "Timer properties register",
        "Read Mask": "0xFFF00002",
        "Write Mask": "0x00000000",
        "Reset Value": "0x32200002",
        "Bits": {
          "NUM_BITS": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000032",
            "Comment": "Number of bits in the timer"
          },
          "SYNC_DELAY": {
            "Position": [
              20,
              23
            ],
            "Type": "R",
            "Reset": "0x00000002",
            "Comment": "Number of stages in synchronizers used in the timer%%0A(TBD: This number may change to 3 depending on impl)"
          },
          "HAS_INTR2": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "True if the timer config defines `AONT_HAS_INTR2"
          }
        }
      },
      "AONT_ID": {
        "Offset": 252,
        "Description": "Timer version number register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000100",
        "Bits": {
          "ID_MAJOR": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Timer major version number"
          },
          "ID_MINOR": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timer minor version number"
          }
        }
      }
    },
    "Address": "0x20002000",
    "Size": 4096
  },
  "GPT": {
    "Register": {
      "GPT_TRIGGER1": {
        "Offset": 4,
        "Description": "Trigger #1 control register",
        "Defines": "skip",
        "Read Mask": "0x000060FF",
        "Write Mask": "0x000060FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRIGGER1_MODE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 for this trigger to use synchronous edge detection or 0 for asynchronous edge detection"
          },
          "TRIGGER1_POLARITY": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to trigger on falling edge of the trigger source signal or 0 for rising edge"
          },
          "TRIGGER1_EVENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to select which signal drives this trigger%%0A0: No signal  (never trigger)%%0A1: Write this value to generate a firmware-triggered event%%0A2-5: Source is timer clock source signal #N%%0A17-19: Source is match event for timer #(N-16)%%0A48-TBD: Source is misc trigger signal #(N-48)%%0A64-TBD: Source is GPIO pin signal #(N-64)%%0A128-TBD: Source is CPU interrupt source signal #(N-128)"
          }
        }
      },
      "GPT_TRIGGER2": {
        "Offset": 8,
        "Description": "Trigger #2 control register",
        "Defines": "skip",
        "Read Mask": "0x000060FF",
        "Write Mask": "0x000060FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRIGGER2_MODE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_MODE"
          },
          "TRIGGER2_POLARITY": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_POLARITY"
          },
          "TRIGGER2_EVENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_EVENT"
          }
        }
      },
      "GPT_TRIGGER3": {
        "Offset": 12,
        "Description": "Trigger #3 control register",
        "Defines": "skip",
        "Read Mask": "0x000060FF",
        "Write Mask": "0x000060FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRIGGER3_MODE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_MODE"
          },
          "TRIGGER3_POLARITY": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_POLARITY"
          },
          "TRIGGER3_EVENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_EVENT"
          }
        }
      },
      "GPT_TRIGGER4": {
        "Offset": 16,
        "Description": "Trigger #3 control register",
        "Defines": "skip",
        "Read Mask": "0x000060FF",
        "Write Mask": "0x000060FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRIGGER4_MODE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_MODE"
          },
          "TRIGGER4_POLARITY": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_POLARITY"
          },
          "TRIGGER4_EVENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See TRIGGER1_EVENT"
          }
        }
      },
      "GPT1_CFG": {
        "Offset": 64,
        "Description": "Timer #1 control register%%0ANote:  Any write to this register will automatically reset timer #1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_DMA_CAPTURE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to enable DMA on timer capture%%0ADIG2409 does not implement DMA for timers; it implements but ignores this mode bit"
          },
          "GPT1_IEN_CAPTURE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer capture sets the timer's interrupt flag"
          },
          "GPT1_IEN_OVERFLOW": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer overflow to 0xFFFFFFFF sets the interrupt flag"
          },
          "GPT1_IEN_MATCH": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer count > target sets the interrupt flag"
          },
          "GPT1_DEBUG_HALT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to freeze the timer when CPU is halted for debug"
          },
          "GPT1_INIT_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, timer starts out enabled after any timer reset"
          },
          "GPT1_WRAP": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timer wraparound mode%%0A0: Timer counts up to 0xFFFFFFFF and then stops%%0A1: Timer wraps around from target to 0x0%%0A2: Timer wraps around from 0xFFFFFFFF to 0x0"
          },
          "GPT1_DIVIDE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If non-zero, divide the timer source clock by N+1"
          },
          "GPT1_SOURCE": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select the source clock to drive the timer%%0A0: No clock  (timer is disabled)%%0A1: CPU clock%%0A2: HSO oscillator clock%%0A3: MSO oscillator clock%%0A4: XCLK external clock%%0A5: XTAL oscillator clock%%0A6: LSO oscillator clock"
          }
        }
      },
      "GPT1_STATUS": {
        "Offset": 68,
        "Description": "Timer #1 status register",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_OVERRUN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only view of capture overrun flag"
          },
          "GPT1_INTR": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only view of the timer's interrupt flag%%0AThis flag is set by various interrupting events in the timer and it is cleared by IACK or when the timer resets%%0AWhen this flag is high, the timer asserts a CPU interrupt but only if its IMASK is clear"
          },
          "GPT1_ENABLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only view of the timer's enable state%%0AThe enable state resets to GPT1_INIT_ENABLE when the timer resets; after that, it can be set or cleared by writing to GPT_START or GPT_STOP, or by START/STOP trigger events"
          }
        }
      },
      "GPT1_IACK": {
        "Offset": 72,
        "Description": "Timer #1 interrupt acknowledge register",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_IACK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Any read or write to this register acknowledges timer #1's interrupt, clearing its interrupt flag"
          }
        }
      },
      "GPT1_TRIGSEL": {
        "Offset": 76,
        "Description": "Timer #1 trigger selection register%%0ANote:  Any write to this register automatically resets this timer",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_TRIGSEL_CAPTURE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1-3 to cause trigger #N to capture this timer"
          },
          "GPT1_TRIGSEL_RESTART": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1-3 to cause trigger #N to restart this timer at zero"
          },
          "GPT1_TRIGSEL_COUNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1-3 to cause trigger #N to increment the timer, or set to 0 for the timer to increment continuously at the rate of its source clock"
          },
          "GPT1_TRIGSEL_STOP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1-3 to cause trigger #N to stop this timer (this clears the timer's ENABLE state, freezing its counter)"
          },
          "GPT1_TRIGSEL_START": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1-3 to cause trigger #N to start this timer (this sets the timer's ENABLE state, un-freezing its counter)"
          }
        }
      },
      "GPT1_COUNT": {
        "Offset": 80,
        "Description": "Timer #1 counter register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_COUNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "A read-only view of the timer's current count%%0AThe count resets to 0 when the timer resets or restarts%%0AThen the timer increments either continuously or counting trigger events, depending on TRIGSEL_COUNT"
          }
        }
      },
      "GPT1_TARGET": {
        "Offset": 84,
        "Description": "Timer #1 target register%%0ANote:  Any write to this register automatically resets the timer",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_TARGET": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "The comparison target value for the register%%0ADepending on the timer's settings, the timer may generate an interrupt, wrap to zero, and/or trigger another timer when its COUNT increments past its TARGET"
          }
        }
      },
      "GPT1_CAPTURE": {
        "Offset": 88,
        "Description": "Timer #1 capture register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT1_CAPTURE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "A read-only view of the timer's capture register%%0AThis loads from COUNT upon a TRIGSEL_CAPTURE event, and it clears to zero when the timer resets%%0AIf TRIGSEL_CAPTURE is 0, this register is unused"
          }
        }
      },
      "GPT2_CFG": {
        "Offset": 128,
        "Description": "Timer #2 control register%%0ASee the description of GPT1_CFG",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_DMA_CAPTURE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DMA_CAPTURE"
          },
          "GPT2_IEN_CAPTURE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_CAPTURE"
          },
          "GPT2_IEN_OVERFLOW": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_OVERFLOW"
          },
          "GPT2_IEN_MATCH": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_MATCH"
          },
          "GPT2_DEBUG_HALT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DEBUG_HALT"
          },
          "GPT2_INIT_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INIT_ENABLE"
          },
          "GPT2_WRAP": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_WRAP"
          },
          "GPT2_DIVIDE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DIVIDE"
          },
          "GPT2_SOURCE": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_SOURCE"
          }
        }
      },
      "GPT2_STATUS": {
        "Offset": 132,
        "Description": "Timer #2 status register",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_OVERRUN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_OVERRUN"
          },
          "GPT2_INTR": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INTR"
          },
          "GPT2_ENABLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_ENABLE"
          }
        }
      },
      "GPT2_IACK": {
        "Offset": 136,
        "Description": "Timer #2 interrupt acknowledge register",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_IACK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IACK"
          }
        }
      },
      "GPT2_TRIGSEL": {
        "Offset": 140,
        "Description": "Timer #2 trigger selection register%%0ASee GPT1_TRIGSEL",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_TRIGSEL_CAPTURE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_CAPTURE"
          },
          "GPT2_TRIGSEL_RESTART": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_RESTART"
          },
          "GPT2_TRIGSEL_COUNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_COUNT"
          },
          "GPT2_TRIGSEL_STOP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_STOP"
          },
          "GPT2_TRIGSEL_START": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_START"
          }
        }
      },
      "GPT2_COUNT": {
        "Offset": 144,
        "Description": "Timer #2 counter register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_COUNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_COUNT"
          }
        }
      },
      "GPT2_TARGET": {
        "Offset": 148,
        "Description": "Timer #2 target register%%0ASee GPT1_TARGET",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_TARGET": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TARGET"
          }
        }
      },
      "GPT2_CAPTURE": {
        "Offset": 152,
        "Description": "Timer #2 capture register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT2_CAPTURE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_CAPTURE"
          }
        }
      },
      "GPT3_CFG": {
        "Offset": 192,
        "Description": "Timer #3 control register%%0ASee the description of GPT1_CFG",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_DMA_CAPTURE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DMA_CAPTURE"
          },
          "GPT3_IEN_CAPTURE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_CAPTURE"
          },
          "GPT3_IEN_OVERFLOW": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_OVERFLOW"
          },
          "GPT3_IEN_MATCH": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_MATCH"
          },
          "GPT3_DEBUG_HALT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DEBUG_HALT"
          },
          "GPT3_INIT_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INIT_ENABLE"
          },
          "GPT3_WRAP": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_WRAP"
          },
          "GPT3_DIVIDE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DIVIDE"
          },
          "GPT3_SOURCE": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_SOURCE"
          }
        }
      },
      "GPT3_STATUS": {
        "Offset": 196,
        "Description": "Timer #3 status register",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_OVERRUN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_OVERRUN"
          },
          "GPT3_INTR": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INTR"
          },
          "GPT3_ENABLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_ENABLE"
          }
        }
      },
      "GPT3_IACK": {
        "Offset": 200,
        "Description": "Timer #3 interrupt acknowledge register",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_IACK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IACK"
          }
        }
      },
      "GPT3_TRIGSEL": {
        "Offset": 204,
        "Description": "Timer #3 trigger selection register%%0ASee GPT1_TRIGSEL",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_TRIGSEL_CAPTURE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_CAPTURE"
          },
          "GPT3_TRIGSEL_RESTART": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_RESTART"
          },
          "GPT3_TRIGSEL_COUNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_COUNT"
          },
          "GPT3_TRIGSEL_STOP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_STOP"
          },
          "GPT3_TRIGSEL_START": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_START"
          }
        }
      },
      "GPT3_COUNT": {
        "Offset": 208,
        "Description": "Timer #3 counter register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_COUNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_COUNT"
          }
        }
      },
      "GPT3_TARGET": {
        "Offset": 212,
        "Description": "Timer #3 target register%%0ASee GPT1_TARGET",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_TARGET": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TARGET"
          }
        }
      },
      "GPT3_CAPTURE": {
        "Offset": 216,
        "Description": "Timer #3 capture register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT3_CAPTURE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_CAPTURE"
          }
        }
      },
      "GPT4_CFG": {
        "Offset": 256,
        "Description": "Timer #4 control register%%0ASee the description of GPT1_CFG",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_DMA_CAPTURE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DMA_CAPTURE"
          },
          "GPT4_IEN_CAPTURE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_CAPTURE"
          },
          "GPT4_IEN_OVERFLOW": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_OVERFLOW"
          },
          "GPT4_IEN_MATCH": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IEN_MATCH"
          },
          "GPT4_DEBUG_HALT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DEBUG_HALT"
          },
          "GPT4_INIT_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INIT_ENABLE"
          },
          "GPT4_WRAP": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_WRAP"
          },
          "GPT4_DIVIDE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_DIVIDE"
          },
          "GPT4_SOURCE": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_SOURCE"
          }
        }
      },
      "GPT4_STATUS": {
        "Offset": 260,
        "Description": "Timer #3 status register",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_OVERRUN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_OVERRUN"
          },
          "GPT4_INTR": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_INTR"
          },
          "GPT4_ENABLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_ENABLE"
          }
        }
      },
      "GPT4_IACK": {
        "Offset": 264,
        "Description": "Timer #4 interrupt acknowledge register",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_IACK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_IACK"
          }
        }
      },
      "GPT4_TRIGSEL": {
        "Offset": 268,
        "Description": "Timer #4 trigger selection register%%0ASee GPT1_TRIGSEL",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_TRIGSEL_CAPTURE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_CAPTURE"
          },
          "GPT4_TRIGSEL_RESTART": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_RESTART"
          },
          "GPT4_TRIGSEL_COUNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_COUNT"
          },
          "GPT4_TRIGSEL_STOP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_STOP"
          },
          "GPT4_TRIGSEL_START": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TRIGSEL_START"
          }
        }
      },
      "GPT4_COUNT": {
        "Offset": 272,
        "Description": "Timer #4 counter register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_COUNT": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_COUNT"
          }
        }
      },
      "GPT4_TARGET": {
        "Offset": 276,
        "Description": "Timer #4 target register%%0ASee GPT1_TARGET",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_TARGET": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "See GPT1_TARGET"
          }
        }
      },
      "GPT4_CAPTURE": {
        "Offset": 280,
        "Description": "Timer #4 capture register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "GPT4_CAPTURE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See GPT1_CAPTURE"
          }
        }
      },
      "GPT_SETIMASK": {
        "Offset": 1024,
        "Description": "Global interrupt disable register for all timers",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000001E",
        "Reset Value": "0x00000000",
        "Bits": {
          "SETIMASK": {
            "Position": [
              1,
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to bit #N to set timer #N's IMASK bit"
          }
        }
      },
      "GPT_CLRIMASK": {
        "Offset": 1028,
        "Description": "Global interrupt enable register for all timers",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000001E",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLRIMASK": {
            "Position": [
              1,
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to bit #N to clear timer #N's IMASK bit"
          }
        }
      },
      "GPT_IMASK": {
        "Offset": 1032,
        "Description": "Global interrupt masking state for all timers",
        "Read Mask": "0x0000001E",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "IMASK": {
            "Position": [
              1,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "A read-only view of the IMASK bits of all timers%%0ABit #N shows the IMASK bit for timer #N%%0ATimer #N sends the CPU an interrupt whenever its INTR flag is high and its IMASK bit is clear"
          }
        }
      },
      "GPT_START": {
        "Offset": 1040,
        "Description": "Global timer enable register for all timers",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000001E",
        "Reset Value": "0x00000000",
        "Bits": {
          "START": {
            "Position": [
              1,
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to bit #N to set timer #N's ENABLE state"
          }
        }
      },
      "GPT_STOP": {
        "Offset": 1044,
        "Description": "Global timer disable register for all timers",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000001E",
        "Reset Value": "0x00000000",
        "Bits": {
          "STOP": {
            "Position": [
              1,
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to bit #N to clear timer #N's ENABLE state"
          }
        }
      },
      "GPT_TEST_ID": {
        "Offset": 1984,
        "Description": "Testbench identification register",
        "Defines": "skip",
        "Read Mask": "0xFFFF001F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000000E",
        "Bits": {
          "SIG": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Signature showing whether the base testbench is present%%0AThis is 0x54 if the base testbench is present (for sims)%%0AThis will be 0 if the base testbench is absent (probably on the physical chip)"
          },
          "SIG2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Signature showing whether the extended testbench is present%%0AThis is 0x42 if the extended testbench is present (only possible for sims)%%0AThis will be 0 if the extended testbench is absent (on the physical chip)"
          },
          "ASYNC_TIMERS": {
            "Position": [
              1,
              4
            ],
            "Type": "R",
            "Reset": "0x00000007",
            "Comment": "Bit #N is 1 if timer #N uses an asynchronous implementation (where the timer operates directly from the selected source clock signal, whether or not the CPU clock is running)"
          },
          "ASYNC_INTR": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "True if the timer config defines `GPT_ASYNC_INTR"
          }
        }
      },
      "GPT_TEST_CFG": {
        "Offset": 1988,
        "Description": "Testbench control register%%0AThis register exists only if GPT_TEST_ID.SIG != 0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SYNC_PAT": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used for testing register coherence across clock domains"
          },
          "SYNC_STEP": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used for testing register coherence across clock domains"
          },
          "ISCALE": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Scale factor for incrementer, used to speed up the timer during tests"
          }
        }
      },
      "GPT_TEST_IN": {
        "Offset": 1992,
        "Description": "Testbench input register%%0AThis register exists only if GPT_TEST_ID.SIG != 0",
        "Defines": "skip",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC0_VAL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 in FORCE_CLK2 mode to drive misc trigger input #0 high"
          },
          "PULSE_CLK2": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write 1 in FORCE_CLK2 mode to generate a pulse on clock source #2"
          },
          "FORCE_CLK2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to override the clock source #2 signal using the testbench  (on DIG2409, clock source #2 is 'HSO')"
          }
        }
      },
      "GPT_TEST_OUT": {
        "Offset": 1996,
        "Description": "Testbench output register%%0AThis register exists only if GPT_TEST_ID.SIG != 0",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DMACSREQ": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Unused on DIG2409"
          }
        }
      },
      "GPT_TEST_STIM": {
        "Offset": 2000,
        "Description": "Testbench stimulus register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0",
        "Defines": "skip",
        "Read Mask": "0x000303FF",
        "Write Mask": "0x000303FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DMACCLR": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Unused on DIG2409"
          },
          "HALTED": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Drives the 'halted' signal when FORCE is set"
          },
          "CLKS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to force all clock sources other than FCLK and PCLK to be under testbench control"
          },
          "FORCE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to force all non-clock inputs to the timers to be under testbench control"
          },
          "SEL": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select which input signal to drive in FORCE or CLKS mode%%0A0: Do not drive any signal high%%0A2-6: Drive clock source #N high%%0A48-TBD: Drive misc trigger input #N high%%0A64-TBD: Drive GPIO trigger input #N high%%0A128-TBD: Drive CPU interrupt trigger input #N high"
          }
        }
      },
      "GPT_TEST_DRIVE": {
        "Offset": 2004,
        "Description": "Testbench drive register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0",
        "Defines": "skip",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000301",
        "Reset Value": "0x00000000",
        "Bits": {
          "DRIVE_CLEAR": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to this bit to clear WATCH_COUNT to zero"
          },
          "DRIVE_PULSE": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write 1 to this bit to generate a one-cycle pulse on the input selected by GPT_TEST_STIM.SEL"
          },
          "DRIVE_LEVEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set to 1 to continuously drive high the input selected by GPT_TEST_STIM.SEL"
          }
        }
      },
      "GPT_TEST_WATCH": {
        "Offset": 2008,
        "Description": "Testbench watch register%%0AThis register exists only if GPT_TEST_ID.SIG2 != 0",
        "Read Mask": "0x00FF000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "WATCH_COUNT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Testbench event counter"
          },
          "WATCH_INTR": {
            "Position": [
              1,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the timer interrupt output signals"
          },
          "WATCH_WAKEUP": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Readable view of the timer wakeup output signal"
          }
        }
      },
      "GPT_PROPERTIES": {
        "Offset": 2040,
        "Description": "Timer properties register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x20200464",
        "Bits": {
          "NUM_BITS": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000020",
            "Comment": "Number of bits in the timers"
          },
          "SYNC_DELAY": {
            "Position": [
              20,
              23
            ],
            "Type": "R",
            "Reset": "0x00000002",
            "Comment": "Number of stages in synchronizers used in the timers%%0A(TBD: This number may change to 3 depending on impl)"
          },
          "NUM_COMPARES": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of timers with COMPARE registers%%0AThis feature is not used in DIG2409"
          },
          "NUM_PULSES": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of pulse output signals from the timers module%%0AThis feature is not used in DIG2409"
          },
          "NUM_TRIGGERS": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000004",
            "Comment": "Number of independent triggers (this is the number of GPT_TRIGGER registers)"
          },
          "NUM_SOURCES": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000006",
            "Comment": "Number of available clock sources (maximum setting of GPT_CFG.SOURCE)"
          },
          "NUM_TIMERS": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000004",
            "Comment": "Number of general-purpose timers"
          }
        }
      },
      "GPT_ID": {
        "Offset": 2044,
        "Description": "Timer version number register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000100",
        "Bits": {
          "ID_MAJOR": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Timer major version number"
          },
          "ID_MINOR": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timer minor version number"
          }
        }
      }
    },
    "Address": "0x20003000",
    "Size": 4096
  },
  "DMA_0": {
    "Register": {
      "DMA_0_CONTROL": {
        "Offset": 0,
        "Description": "DMA Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCH_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
          }
        }
      },
      "DMA_0_DCT0": {
        "Offset": 4,
        "Description": "DMA CH 0 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN0": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_0_SRC_ADDR0": {
        "Offset": 8,
        "Description": "DMA CH 0 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_0_DEST_ADDR0": {
        "Offset": 12,
        "Description": "DMA CH 0 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_0_CNT0": {
        "Offset": 16,
        "Description": "DMA CH 0 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_0_DCT1": {
        "Offset": 20,
        "Description": "DMA CH 1 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE1": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START1": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_0_SRC_ADDR1": {
        "Offset": 24,
        "Description": "DMA CH 1 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_0_DEST_ADDR1": {
        "Offset": 28,
        "Description": "DMA CH 1 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_0_CNT1": {
        "Offset": 32,
        "Description": "DMA CH 1 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_0_DCT2": {
        "Offset": 36,
        "Description": "DMA CH 2 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE2": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN2": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_0_SRC_ADDR2": {
        "Offset": 40,
        "Description": "DMA CH 2 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_0_DEST_ADDR2": {
        "Offset": 44,
        "Description": "DMA CH 2 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_0_CNT2": {
        "Offset": 48,
        "Description": "DMA CH 2 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_0_DCT3": {
        "Offset": 52,
        "Description": "DMA CH 3 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START3": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN3": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_0_SRC_ADDR3": {
        "Offset": 56,
        "Description": "DMA CH 3 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_0_DEST_ADDR3": {
        "Offset": 60,
        "Description": "DMA CH 3 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_0_CNT3": {
        "Offset": 64,
        "Description": "DMA CH 3 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_0_MISC_CTRL": {
        "Offset": 68,
        "Description": "DMA Misc Control",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRANS_DONE_CLR": {
            "Position": [
              0,
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
          }
        }
      },
      "DMA_0_DST": {
        "Offset": 72,
        "Description": "DMA Common Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ACT_CH": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
          },
          "TRANS_DONE": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
          }
        }
      },
      "DMA_0_CURR_DCO0": {
        "Offset": 76,
        "Description": "DMA CH 0 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_0_CURR_SRC_ADDR0": {
        "Offset": 80,
        "Description": "DMA CH 0 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_0_CURR_DEST_ADDR0": {
        "Offset": 84,
        "Description": "DMA CH 0 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_0_CURR_DCO1": {
        "Offset": 88,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_0_CURR_SRC_ADDR1": {
        "Offset": 92,
        "Description": "DMA CH 1 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_0_CURR_DEST_ADDR1": {
        "Offset": 96,
        "Description": "DMA CH 1 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_0_CURR_DCO2": {
        "Offset": 100,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_0_CURR_SRC_ADDR2": {
        "Offset": 104,
        "Description": "DMA CH 2 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_0_CURR_DEST_ADDR2": {
        "Offset": 108,
        "Description": "DMA CH 2 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_0_CURR_DCO3": {
        "Offset": 112,
        "Description": "DMA CH 3 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_0_CURR_SRC_ADDR3": {
        "Offset": 116,
        "Description": "DMA CH 3 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_0_CURR_DEST_ADDR3": {
        "Offset": 120,
        "Description": "DMA CH 3 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_0_PERIPH_SEL": {
        "Offset": 124,
        "Description": "Peripheral Select Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "PERIPH_SEL1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 1"
          },
          "PERIPH_SEL0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 0"
          }
        }
      }
    },
    "Address": "0x20004000",
    "Size": 256
  },
  "DMA_1": {
    "Register": {
      "DMA_1_CONTROL": {
        "Offset": 0,
        "Description": "DMA Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCH_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
          }
        }
      },
      "DMA_1_DCT0": {
        "Offset": 4,
        "Description": "DMA CH 0 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN0": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_1_SRC_ADDR0": {
        "Offset": 8,
        "Description": "DMA CH 0 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_1_DEST_ADDR0": {
        "Offset": 12,
        "Description": "DMA CH 0 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_1_CNT0": {
        "Offset": 16,
        "Description": "DMA CH 0 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_1_DCT1": {
        "Offset": 20,
        "Description": "DMA CH 1 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE1": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START1": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_1_SRC_ADDR1": {
        "Offset": 24,
        "Description": "DMA CH 1 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_1_DEST_ADDR1": {
        "Offset": 28,
        "Description": "DMA CH 1 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_1_CNT1": {
        "Offset": 32,
        "Description": "DMA CH 1 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_1_DCT2": {
        "Offset": 36,
        "Description": "DMA CH 2 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE2": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN2": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_1_SRC_ADDR2": {
        "Offset": 40,
        "Description": "DMA CH 2 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_1_DEST_ADDR2": {
        "Offset": 44,
        "Description": "DMA CH 2 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_1_CNT2": {
        "Offset": 48,
        "Description": "DMA CH 2 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_1_DCT3": {
        "Offset": 52,
        "Description": "DMA CH 3 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START3": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN3": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_1_SRC_ADDR3": {
        "Offset": 56,
        "Description": "DMA CH 3 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_1_DEST_ADDR3": {
        "Offset": 60,
        "Description": "DMA CH 3 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_1_CNT3": {
        "Offset": 64,
        "Description": "DMA CH 3 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_1_MISC_CTRL": {
        "Offset": 68,
        "Description": "DMA Misc Control",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRANS_DONE_CLR": {
            "Position": [
              0,
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
          }
        }
      },
      "DMA_1_DST": {
        "Offset": 72,
        "Description": "DMA Common Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ACT_CH": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
          },
          "TRANS_DONE": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
          }
        }
      },
      "DMA_1_CURR_DCO0": {
        "Offset": 76,
        "Description": "DMA CH 0 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_1_CURR_SRC_ADDR0": {
        "Offset": 80,
        "Description": "DMA CH 0 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_1_CURR_DEST_ADDR0": {
        "Offset": 84,
        "Description": "DMA CH 0 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_1_CURR_DCO1": {
        "Offset": 88,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_1_CURR_SRC_ADDR1": {
        "Offset": 92,
        "Description": "DMA CH 1 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_1_CURR_DEST_ADDR1": {
        "Offset": 96,
        "Description": "DMA CH 1 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_1_CURR_DCO2": {
        "Offset": 100,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_1_CURR_SRC_ADDR2": {
        "Offset": 104,
        "Description": "DMA CH 2 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_1_CURR_DEST_ADDR2": {
        "Offset": 108,
        "Description": "DMA CH 2 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_1_CURR_DCO3": {
        "Offset": 112,
        "Description": "DMA CH 3 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_1_CURR_SRC_ADDR3": {
        "Offset": 116,
        "Description": "DMA CH 3 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_1_CURR_DEST_ADDR3": {
        "Offset": 120,
        "Description": "DMA CH 3 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_1_PERIPH_SEL": {
        "Offset": 124,
        "Description": "Peripheral Select Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "PERIPH_SEL1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 1"
          },
          "PERIPH_SEL0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 0"
          }
        }
      }
    },
    "Address": "0x20004100",
    "Size": 256
  },
  "DMA_2": {
    "Register": {
      "DMA_2_CONTROL": {
        "Offset": 0,
        "Description": "DMA Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCH_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
          }
        }
      },
      "DMA_2_DCT0": {
        "Offset": 4,
        "Description": "DMA CH 0 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN0": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_2_SRC_ADDR0": {
        "Offset": 8,
        "Description": "DMA CH 0 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_2_DEST_ADDR0": {
        "Offset": 12,
        "Description": "DMA CH 0 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_2_CNT0": {
        "Offset": 16,
        "Description": "DMA CH 0 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_2_DCT1": {
        "Offset": 20,
        "Description": "DMA CH 1 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE1": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START1": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_2_SRC_ADDR1": {
        "Offset": 24,
        "Description": "DMA CH 1 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_2_DEST_ADDR1": {
        "Offset": 28,
        "Description": "DMA CH 1 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_2_CNT1": {
        "Offset": 32,
        "Description": "DMA CH 1 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_2_DCT2": {
        "Offset": 36,
        "Description": "DMA CH 2 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE2": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN2": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_2_SRC_ADDR2": {
        "Offset": 40,
        "Description": "DMA CH 2 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_2_DEST_ADDR2": {
        "Offset": 44,
        "Description": "DMA CH 2 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_2_CNT2": {
        "Offset": 48,
        "Description": "DMA CH 2 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_2_DCT3": {
        "Offset": 52,
        "Description": "DMA CH 3 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START3": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN3": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_2_SRC_ADDR3": {
        "Offset": 56,
        "Description": "DMA CH 3 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_2_DEST_ADDR3": {
        "Offset": 60,
        "Description": "DMA CH 3 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_2_CNT3": {
        "Offset": 64,
        "Description": "DMA CH 3 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_2_MISC_CTRL": {
        "Offset": 68,
        "Description": "DMA Misc Control",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRANS_DONE_CLR": {
            "Position": [
              0,
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
          }
        }
      },
      "DMA_2_DST": {
        "Offset": 72,
        "Description": "DMA Common Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ACT_CH": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
          },
          "TRANS_DONE": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
          }
        }
      },
      "DMA_2_CURR_DCO0": {
        "Offset": 76,
        "Description": "DMA CH 0 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_2_CURR_SRC_ADDR0": {
        "Offset": 80,
        "Description": "DMA CH 0 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_2_CURR_DEST_ADDR0": {
        "Offset": 84,
        "Description": "DMA CH 0 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_2_CURR_DCO1": {
        "Offset": 88,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_2_CURR_SRC_ADDR1": {
        "Offset": 92,
        "Description": "DMA CH 1 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_2_CURR_DEST_ADDR1": {
        "Offset": 96,
        "Description": "DMA CH 1 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_2_CURR_DCO2": {
        "Offset": 100,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_2_CURR_SRC_ADDR2": {
        "Offset": 104,
        "Description": "DMA CH 2 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_2_CURR_DEST_ADDR2": {
        "Offset": 108,
        "Description": "DMA CH 2 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_2_CURR_DCO3": {
        "Offset": 112,
        "Description": "DMA CH 3 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_2_CURR_SRC_ADDR3": {
        "Offset": 116,
        "Description": "DMA CH 3 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_2_CURR_DEST_ADDR3": {
        "Offset": 120,
        "Description": "DMA CH 3 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_2_PERIPH_SEL": {
        "Offset": 124,
        "Description": "Peripheral Select Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "PERIPH_SEL1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 1"
          },
          "PERIPH_SEL0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 0"
          }
        }
      }
    },
    "Address": "0x20004200",
    "Size": 256
  },
  "DMA_3": {
    "Register": {
      "DMA_3_CONTROL": {
        "Offset": 0,
        "Description": "DMA Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCH_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high soft reset for CH_SCH%%0A1: Reset%%0A0: Normal"
          }
        }
      },
      "DMA_3_DCT0": {
        "Offset": 4,
        "Description": "DMA CH 0 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN0": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_3_SRC_ADDR0": {
        "Offset": 8,
        "Description": "DMA CH 0 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_3_DEST_ADDR0": {
        "Offset": 12,
        "Description": "DMA CH 0 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_3_CNT0": {
        "Offset": 16,
        "Description": "DMA CH 0 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_3_DCT1": {
        "Offset": 20,
        "Description": "DMA CH 1 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE1": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START1": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_3_SRC_ADDR1": {
        "Offset": 24,
        "Description": "DMA CH 1 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_3_DEST_ADDR1": {
        "Offset": 28,
        "Description": "DMA CH 1 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_3_CNT1": {
        "Offset": 32,
        "Description": "DMA CH 1 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_3_DCT2": {
        "Offset": 36,
        "Description": "DMA CH 2 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE2": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN2": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_3_SRC_ADDR2": {
        "Offset": 40,
        "Description": "DMA CH 2 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_3_DEST_ADDR2": {
        "Offset": 44,
        "Description": "DMA CH 2 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_3_CNT2": {
        "Offset": 48,
        "Description": "DMA CH 2 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_3_DCT3": {
        "Offset": 52,
        "Description": "DMA CH 3 control register",
        "Read Mask": "0x0000010F",
        "Write Mask": "0x0000010F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CH_RESET3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Active high software reset"
          },
          "BYTE_MODE3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: For a write request, read one byte data from RX_FIFO and write a byte into memory. For a read request, read a byte from memory, write the byte into TX_FIFO.%%0A0: Read/write 4 bytes from/into FIFO."
          },
          "FW_START3": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware initiated transfer start%%0A1: Triggers a FW initiated single or block transfer."
          },
          "INT_EN3": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable. Interrupt is generated at the end of transfer."
          },
          "CH_EN3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Channel enable"
          }
        }
      },
      "DMA_3_SRC_ADDR3": {
        "Offset": 56,
        "Description": "DMA CH 3 source address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DSA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source address"
          }
        }
      },
      "DMA_3_DEST_ADDR3": {
        "Offset": 60,
        "Description": "DMA CH 3 destination address",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DDA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Destination address"
          }
        }
      },
      "DMA_3_CNT3": {
        "Offset": 64,
        "Description": "DMA CH 3 counter",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count (number of double words in BYTE_MODE=0, else bytes)"
          }
        }
      },
      "DMA_3_MISC_CTRL": {
        "Offset": 68,
        "Description": "DMA Misc Control",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TRANS_DONE_CLR": {
            "Position": [
              0,
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting to '1' generates a pulse and clears corresponding DMA channel TRANS_DONE interrupt.%%0ABit 3: Clear TRNAS_DONE[3]%%0ABit 2: Clear TRNAS_DONE[2]%%0ABit 1: Clear TRNAS_DONE[1]%%0ABit 0: Clear TRNAS_DONE[0]"
          }
        }
      },
      "DMA_3_DST": {
        "Offset": 72,
        "Description": "DMA Common Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ACT_CH": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel active status.%%0A1: Channel is active%%0A0: Channel is inactive"
          },
          "TRANS_DONE": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Each bit shows the corresponding DMA channel transfer done status.%%0A1: Transfer is done%%0A0: Transfer is not done."
          }
        }
      },
      "DMA_3_CURR_DCO0": {
        "Offset": 76,
        "Description": "DMA CH 0 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_3_CURR_SRC_ADDR0": {
        "Offset": 80,
        "Description": "DMA CH 0 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_3_CURR_DEST_ADDR0": {
        "Offset": 84,
        "Description": "DMA CH 0 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_3_CURR_DCO1": {
        "Offset": 88,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_3_CURR_SRC_ADDR1": {
        "Offset": 92,
        "Description": "DMA CH 1 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_3_CURR_DEST_ADDR1": {
        "Offset": 96,
        "Description": "DMA CH 1 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_3_CURR_DCO2": {
        "Offset": 100,
        "Description": "DMA CH 1 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_3_CURR_SRC_ADDR2": {
        "Offset": 104,
        "Description": "DMA CH 2 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_3_CURR_DEST_ADDR2": {
        "Offset": 108,
        "Description": "DMA CH 2 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_3_CURR_DCO3": {
        "Offset": 112,
        "Description": "DMA CH 3 Current DCO",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DCO3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current DCO"
          }
        }
      },
      "DMA_3_CURR_SRC_ADDR3": {
        "Offset": 116,
        "Description": "DMA CH 3 current source address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_SRC_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current source address"
          }
        }
      },
      "DMA_3_CURR_DEST_ADDR3": {
        "Offset": 120,
        "Description": "DMA CH 3 current destination address",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "CURR_DEST_ADDR3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current destination address"
          }
        }
      },
      "DMA_3_PERIPH_SEL": {
        "Offset": 124,
        "Description": "Peripheral Select Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "PERIPH_SEL1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 1"
          },
          "PERIPH_SEL0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "External control to select which peripherial is connected to port 0"
          }
        }
      }
    },
    "Address": "0x20004300",
    "Size": 256
  },
  "I2C_SLV": {
    "Register": {
      "I2C_SLV_TX": {
        "Offset": 0,
        "Description": "Data to be Transmitted to the Host",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "8-bit data to be transmitted"
          }
        }
      },
      "I2C_SLV_RX": {
        "Offset": 4,
        "Description": "Data Received from the host",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "8-bit data received from the host"
          }
        }
      },
      "I2C_SLV_STS": {
        "Offset": 8,
        "Description": "Status Register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x000080C0",
        "Bits": {
          "IS_IDLE": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "If this bit is clear, this device has been selected"
          },
          "IS_READ": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates current transfer is read"
          },
          "SCL_FALL": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This bit is set when SINGLE_STEP is set and falling edge of SCL is observed.%%0AIt is cleared by setting SCL_CLAMP_DONE or by clearing SINGLE_STEP."
          },
          "IS_ADDR": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates that RX_DATA contains slave address and R/W bit"
          },
          "ACK_FLAG": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Firmware to provide ACK/NACK response"
          },
          "DATA_FLAG": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "New data is available or CPU should provide new data"
          },
          "END_FLAG": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "One of the end conditions detected"
          },
          "START_FLAG": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates that a start condition is detected"
          },
          "SDA_ST": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000003",
            "Comment": "Indicates SDA state.%%0A2'b00: SDA constant low%%0A2'b01: STOP detected%%0A2'b10: START detected%%0A2'b11: Constant high"
          },
          "XFER_END_REASON": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bit 5: SMBus timeout%%0ABit 4: Stretch-inhibit bus error%%0ABit 3: Arbitration failure%%0ABit 2: Repeated start%%0ABit 1: Stop%%0ABit 0: NACK"
          }
        }
      },
      "I2C_SLV_CFG": {
        "Offset": 12,
        "Description": "Configuration Register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00007FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "BUS_IDLE_FLAG": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates if the I2C bus is idle.  Bit is clear when HSO is off.  Set when HSO is running."
          },
          "BUS_IDLE_IEN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for BUS_IDLE_FLAG."
          },
          "ASYN_ADDR_DIS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disables asynchronous address capture"
          },
          "ASYN_START_DIS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disables asynchronous start detector"
          },
          "ACK_IEN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for ACK"
          },
          "DATA_IEN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for data"
          },
          "END_IEN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for end condition"
          },
          "START_IEN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for start condition"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manual override bit for clock gating. Set this bit to enable the peripheral's clocks."
          },
          "WAKE_TO_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Wake timeout enable.  Enables counter that counts from START to first SCL falling edge."
          },
          "SINGLE_STEP": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables interrupt generation on every SCL falling edge"
          },
          "TO_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit to enable timeout of stretch period"
          },
          "STR_INH": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this bit turns off ability of hardware to stretch the clock"
          },
          "AUTO_ACK": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit to allow hardware to acknowledge transfers"
          },
          "ARB_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables I2C bus arbitration"
          },
          "EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit to enable I2C state machine"
          }
        }
      },
      "I2C_SLV_INT_CTL": {
        "Offset": 16,
        "Description": "Control Register for Clearing Interrupts",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00003F03",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCL_CLAMP_DONE": {
            "Position": [
              13
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Writing to this register will clear the SCL fall interrupt"
          },
          "NACK_DONE": {
            "Position": [
              12
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting this bit clears the ACK interrupt%%0AWhen AUTO_ACK or AUTO_MATCH bits are 0, writing to this bit sends a NACK"
          },
          "ACK_DONE": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Setting this bit clears the ACK interrupt%%0AWhen AUTO_ACK or AUTO_MATCH bits are 0, writing to this bit sends a ACK"
          },
          "DATA_DONE": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Writing this bit clears DATA interrupt condition"
          },
          "END_DONE": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Writing this bit clears END interrupt condition"
          },
          "START_DONE": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Writing this bit clears START interrupt condition"
          },
          "TX_FIFO_WATERMARK_DONE": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clear TX_FIFO Watermark interrupt condition"
          },
          "RX_FIFO_WATERMARK_DONE": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Clear RX_FIFO Watermark interrupt condition"
          }
        }
      },
      "I2C_SLV_GPIO": {
        "Offset": 20,
        "Description": "CAUTION: The GPIO register controls the pins at the peripheral block only. It does NOT control the ASIC GPIO pins. There is a separate register for that purpose. Both need to be properly configured to allow the peripheral interface to function properly.",
        "Defines": "skip",
        "Read Mask": "0x00006066",
        "Write Mask": "0x00000066",
        "Reset Value": "0x00000006",
        "Bits": {
          "SCL_PIN": {
            "Position": [
              14
            ],
            "Type": "R",
            "Comment": "Value or SCL pin as seen by I2C Slave"
          },
          "SDA_PIN": {
            "Position": [
              13
            ],
            "Type": "R",
            "Comment": "Value of SDA pin as seen by I2C Slave"
          },
          "SCL_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SCL interrupt enable and control"
          },
          "SDA_PIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SDA interrupt enable and control"
          },
          "SCL_OUT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "used to control SCL"
          },
          "SDA_OUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "used to control SDA"
          }
        }
      },
      "I2C_SLV_DEV_ADDR": {
        "Offset": 24,
        "Description": "Device Slave Address",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ADDR_STRETCH_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable clock stretching during slave address byte",
            "Defines": "skip"
          },
          "AUTO_MODE_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Enable buffer controller mode",
            "Defines": "skip"
          },
          "DEV_ADDR": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Holds the I2C slave device address"
          },
          "AUTO_MATCH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this bit enables hardware address comparison%%0AIf this bit is clear, firmware is responsible for address comparison"
          }
        }
      },
      "I2C_SLV_TIMING": {
        "Offset": 28,
        "Description": "Setup and Hold Time Values in Terms of System Clock Count",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SETUP_VALUE": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in system clock count to hold SCL low after a SDA transition"
          },
          "HOLD_VALUE": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in system clock count to hold data after falling edge of SCL"
          }
        }
      },
      "I2C_SLV_TIMEOUT": {
        "Offset": 32,
        "Description": "Timeout Value",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TO_VALUE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in system clock count before SCL low period timeout"
          }
        }
      },
      "I2C_SLV_STS2": {
        "Offset": 36,
        "Description": "Second Status Register",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_WATERMARK_FLAG": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Interrupt flag for TX_FIFO watermark. %%0AShows TX_FIFO_DATACOUNT is less than or equal to TX_FIFO_WATERMARK_THR. %%0AThis is for non-DMA mode. FW can use this flag as almost_empty status."
          },
          "RX_FIFO_WATERMARK_FLAG": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Interrupt flag for RX_FIFO watermark. %%0AShows RX_FIFO_DATACOUNT is grater than or equal to RX_FIFO_WATERMARK_THR. %%0AThis is for non-DMA mode. FW can use this flag as almost full status."
          },
          "XFER_ERR_FLAG": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: STOP before byte completed"
          },
          "ADDR_STRETCH_FLAG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SCL is being stretched during the slave address byte after matching; Cleared by clearing ADDR_STRETCH_EN"
          }
        }
      },
      "I2C_SLV_CFG2": {
        "Offset": 40,
        "Description": "Second Configuration 2 Register",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_WATERMARK_IEN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for TX_FIFO_WATERMARK_FLAG"
          },
          "RX_FIFO_WATERMARK_IEN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for RX_FIFO_WATERMARK_FLAG"
          },
          "SDA_SYNC_SAMPLE": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "2'd0: Sample sync FSM SDA with _d3 delay tap (high-speed setting). Note: legacy-based project may use _d2 tap.%%0A2'd1: Sample sync FSM SDA with _d2 delay tap (legacy low-speed setting). Note: legacy-based project may use _d3 tap.%%0A2'd2: Sample sync FSM SDA with _d4 delay tap (very high-speed setting. %%0A2'd3: Sample sync FSM SDA with scl_thigh delay tap."
          },
          "SCL_DELAY_OVRD": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "2'd0: Use SCL with default delay, HS_MODE_EN uses 2FF, else no delay. %%0A2'd1: Use SCL with 1FF delay.%%0A2'd2: Use SCL with 2FF delay.%%0A2'd3: RESERVED."
          },
          "HW_RST_DET_DIS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Disable of hardware reset detect over I2C"
          },
          "EP0_OUT_DET_DIS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: EP0 OUT detect disable - this logic grabs the DFT word over I2C"
          },
          "XFER_ERR_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Interrupt enable for XFER_ERR_FLAG"
          },
          "ADDR_STRETCH_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for ADDR_STRETCH_FLAG"
          }
        }
      },
      "I2C_SLV_HS_DUMMY_DATA": {
        "Offset": 44,
        "Description": "High-speed-mode dummy data fill value",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_DUMMY_DATA_HOLD_EN": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable extra hold time on High-speed-mode ACK when HSO is off and both HS_DUMMY_DATA_EN and HS_ADDR_STRETCH_EN are also enabled.%%0A3'd0: Default of 0 PCLK hold time; %%0A3'd1: 1 PCLK hold time%%0A3'd2: 2 PCLK hold time%%0A3'd3: 3 PCLK hold time%%0A3'd4-3'd6: RESERVED%%0A3'd7: Use HOLD_VALUE."
          },
          "HS_DUMMY_DATA_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable DUMMY_DATA fill-in data value to be transferred on RX_DATA for the 1st byte of a read transaction."
          },
          "HS_DUMMY_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "8-bit dummy fill-in data value to be transferred on RX_DATA underflow."
          }
        }
      },
      "I2C_SLV_HS_STS": {
        "Offset": 48,
        "Description": "High-speed-mode Status Register",
        "Read Mask": "0x00000F01",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000100",
        "Bits": {
          "HS_RX_DATA_OF_FLAG": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Sets if RX_DATA is already full and overflows when the load is attempted from the internal de-serializer. Automatically clears when HS_RX_DATA_FLUSH is set."
          },
          "HS_TX_DATA_UF_FLAG": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Sets if TX_DATA is empty and underflows when its invalid value is loaded into the internal serializer. If HS_DUMMY_DATA_EN is set, then this FLAG potentially sets only after the 1st byte. Automatically clears when HS_TX_DATA_FLUSH is set."
          },
          "HS_RX_NOT_EMPTY_FLAG": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "After HS_MODE_EN is set, this FLAG sets if RX_DATA is not empty.  Automatically clears when RX_DATA read causes RX_DATA to be empty."
          },
          "HS_TX_NOT_FULL_FLAG": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "After HS_MODE_EN is set, this FLAG sets if TX_DATA is not full. If HS_DUMMY_DATA_EN is set, then this FLAG sets only after the 1st byte. Automatically clears when TX_DATA write causes TX_DATA to be full."
          },
          "HS_MODE_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Sets whenever HS_MODE is detected."
          }
        }
      },
      "I2C_SLV_HS_CFG": {
        "Offset": 52,
        "Description": "High-speed-mode Configuration Register",
        "Read Mask": "0x000061FF",
        "Write Mask": "0x00007DFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SCL_HS_PAD_DIS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If present, High-speed-mode I/O drive disable for the SCL pin. By the default, the SCL pin has the highest I/O pad drive stength available, unless this field is set. If misc_ctl.A[]_DRV_STR register field is present, the SCL_HS_PAD_DIS is not used nor applicable."
          },
          "SDA_HS_PAD_DIS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If present, High-speed-mode I/O drive disable for the SDA pin. By the default, the SDA pin has the highest I/O pad drive stength available, unless this field is set. If misc_ctl.A[]_DRV_STR register field is present, the SCL_HS_PAD_DIS is not used nor applicable."
          },
          "HS_POP_RX_DATA": {
            "Position": [
              12
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Pop RX_DATA buffer."
          },
          "HS_FLUSH_RX_DATA": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Flush RX_DATA to an empty condition. Automatically clears HS_RX_DATA_OF_FLAG."
          },
          "HS_FLUSH_TX_DATA": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Flush TX_DATA to an empty condition. Automatically clears HS_TX_DATA_UF_FLAG."
          },
          "HS_MODE_RX_TX_DATA_OVRD": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable HS RX/TX DATA and FLAGs even when HS_MODE_EN is disabled."
          },
          "HS_MODE_SLOW_START_DIS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable slow_start feature completely, even if HS_MODE_SLOW_START_OVRD is set."
          },
          "HS_MODE_SLOW_START_OVRD": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Override slow_start feature to always be in use. Usually disabled when hs_mode_en or addr_stretch_en is active."
          },
          "HS_MODE_ASYN_STOP_DIS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable High-speed-mode asynchronous STOP detector."
          },
          "HS_MODE_CLK_GATE_STOP_DIS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable High-speed-mode ability to keep clock gating enabled to main FSM if STOP bit is detected."
          },
          "HS_MODE_DEGLITCH_DIS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable High-speed-mode 10ns de-glitchers on SCL and SDA inputs and use the 50ns de-glitchers."
          },
          "HS_MODE_LEGACY_DIS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable non-High-speed-mode backward compatibility of masking out I2C_SLV_DEV_ADDR bits 15:8 from being read as non-zero. In other words, allow all I2C speeds to read I2C_SLV_STS bits 15:8. Also allow use of to_det_dly instead of to_det for start_hold handshake."
          },
          "HS_MODE_LEGACY_ASE_MODE_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable legacy address stretch enable feature using ADDR_STRETCH_EN."
          },
          "HS_MODE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable High-speed-mode entry/exit detection, transactions and when in High-speed-mode, select the 10ns SCL/SDA input de-glitcher, HS_SETUP_VALUE, HS_HOLD_VALUE and HS_TO_VALUE."
          }
        }
      },
      "I2C_SLV_HS_MAS_CODE": {
        "Offset": 56,
        "Description": "High-speed-mode Master Code Register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_ADDR_DATA_FLAG_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable IS_ADDR and DATA_FLAG during master code."
          },
          "HS_ADDR_STRETCH_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable clock stretching during High-speed-mode master code."
          },
          "HS_AUTO_MODE_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable High-speed-mode automatic data transfers between RX_DATA buffer from RX de-serializer and TX_DATA buffer to TX serializer. Current RX_DATA must be unloaded prior to the next byte's DATA_FLAG. Current TX_DATA must be pre-loaded prior to the next byte's DATA_FLAG."
          },
          "HS_MAS_CODE_MASK": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Each mask bit enables a corresponding High-speed-mode master code: 0: 0x08; 1: 0x09; 2: 0x0A; and so on; 7: 0x0F. When HS_MODE_EN=1, 0xFF is the only valid value. 0x00-0xFE values are RESERVED."
          }
        }
      },
      "I2C_SLV_HS_TIMING": {
        "Offset": 60,
        "Description": "High-speed-mode setup and hold time values in terms of clock count.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_SETUP_VALUE": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in clock count to hold SCL low after a SDA transistion. HS_SETUP_VALUE is used only during High-speed-mode."
          },
          "HS_HOLD_VALUE": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in clock count to hold data after falling edge of SCL. HS_HOLD_VALUE is used only during High-speed-mode."
          }
        }
      },
      "I2C_SLV_HS_TIMEOUT": {
        "Offset": 64,
        "Description": "High-speed-mode timeout value",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_TO_VALUE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Duration in clock count before SCL low period timeout. Value of 0x0000 disables the timeout counter. HS_TO_VALUE is used only during High-speed-mode."
          }
        }
      },
      "I2C_SLV_HS_STS2": {
        "Offset": 68,
        "Description": "Second Status Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_ADDR_STRETCH_FLAG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SCL is being stretched during the slave address byte after matching; Cleared by clearing HS_ADDR_STRETCH_EN"
          }
        }
      },
      "I2C_SLV_HS_CFG2": {
        "Offset": 72,
        "Description": "High-speed-mode Configuration Register 2",
        "Read Mask": "0x00000F01",
        "Write Mask": "0x00000F01",
        "Reset Value": "0x00000000",
        "Bits": {
          "HS_RX_DATA_OF_IEN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for HS_RX_DATA_OF_FLAG."
          },
          "HS_TX_DATA_UF_IEN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for HS_TX_DATA_UF_FLAG."
          },
          "HS_RX_DATA_NOT_EMPTY_IEN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for HS_RX_DATA_NOT_EMPTY_FLAG."
          },
          "HS_TX_DATA_NOT_FULL_IEN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for HS_TX_DATA_NOT_FULL_FLAG."
          },
          "HS_ADDR_STRETCH_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for HS_ADDR_STRETCH_FLAG"
          }
        }
      },
      "I2C_SLV_DMA_FIFO_CFG": {
        "Offset": 76,
        "Description": "DMA/FIFO Configuration Register",
        "Read Mask": "0x00000341",
        "Write Mask": "0x00000341",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_LSB_FIRST": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "AUTO_POP_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
          },
          "FIFO_MODE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the FIFO Mode features"
          }
        }
      },
      "I2C_SLV_FIFO_CMD": {
        "Offset": 80,
        "Description": "I2C Slave FIFO Command register.  Used for Flushing the FIFOs and Popping the Rx FIFO",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_POP": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "RX_FLUSH": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the RX_FIFO"
          },
          "TX_FLUSH": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the TX_FIFO"
          }
        }
      },
      "I2C_SLV_TX_FIFO_STS": {
        "Offset": 84,
        "Description": "TX_FIFO Status Register",
        "Read Mask": "0x00003F03",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000001",
        "Bits": {
          "TX_FIFO_DATACOUNT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of filled slots in the FIFO"
          },
          "TX_FIFO_FULL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO is full status"
          },
          "TX_FIFO_EMPTY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX_FIFO is empty status"
          }
        }
      },
      "I2C_SLV_RX_FIFO_STS": {
        "Offset": 88,
        "Description": "RX_FIFO Status Register",
        "Read Mask": "0x00003F03",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000001",
        "Bits": {
          "RX_FIFO_DATACOUNT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of filled slots in the FIFO"
          },
          "RX_FIFO_FULL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO is full status"
          },
          "RX_FIFO_EMPTY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "RX_FIFO is empty status"
          }
        }
      },
      "I2C_SLV_FIFO_WATERMARK": {
        "Offset": 92,
        "Description": "FIFO WATERMARK Threshold",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00001004",
        "Bits": {
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "TX_FIFO watermark threshold.%%0AThis is used to generate TX_FIFO_WATERMARK_FLAG.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_FIFO_DATACOUNT is greater than or equal to this value."
          },
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO watermark threshold%%0AThis is used to generate RX_FIFO_WATERMARK_FLAG.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_FIFO_DATACOUNT is greater than or equal to this value."
          }
        }
      },
      "I2C_SLV_TX_COUNTER": {
        "Offset": 96,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_COUNTER": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of bytes sent. Cleared when TX_COUNTER_CLR is set."
          }
        }
      },
      "I2C_SLV_RX_COUNTER": {
        "Offset": 100,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_COUNTER": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of bytes received. Cleared when RX_COUNTER_CLR is set."
          }
        }
      },
      "I2C_SLV_MISC_CTL": {
        "Offset": 104,
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_COUNTER_CLR": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Reset TX_COUNTER. Cleared automatically."
          },
          "RX_COUNTER_CLR": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Reset RX_COUNTER. Cleared automatically."
          }
        }
      }
    },
    "Address": "0x20005000",
    "Size": 4096
  },
  "SPIE_SLV_0": {
    "Register": {
      "SPIE_SLV_0_TX": {
        "Offset": 0,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "TX FIFO data: This 8-bit data will be stored in TX FIFO."
          }
        }
      },
      "SPIE_SLV_0_RX": {
        "Offset": 4,
        "Description": "SPI Slave Receive FIFO",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
          }
        }
      },
      "SPIE_SLV_0_STS": {
        "Offset": 8,
        "Description": "SPI Slave Status register",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000BF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000025",
        "Bits": {
          "CLK_DETECTED": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This bit indicates that SCK is toggling when set."
          },
          "TX_LEVEL": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
          },
          "RX_LEVEL": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
          },
          "RX_FULL": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
          },
          "RX_EMPTY": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
          },
          "TX_FULL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
          },
          "TX_EMPTY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
          }
        }
      },
      "SPIE_SLV_0_CFG": {
        "Offset": 12,
        "Description": "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources.",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SRQ_STATE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces the clock on"
          },
          "CPOL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Polarity"
          },
          "CPHA": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Phase"
          },
          "EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI Slave Enable"
          }
        }
      },
      "SPIE_SLV_0_CTL": {
        "Offset": 16,
        "Description": "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command.",
        "Read Mask": "0x00000030",
        "Write Mask": "0x00000037",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_LSB_FIRST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "RX_FIFO_POP": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "RX_FLUSH": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the RX_FIFO"
          },
          "TX_FLUSH": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the TX_FIFO"
          }
        }
      },
      "SPIE_SLV_0_FIFO_CFG": {
        "Offset": 20,
        "Description": "FIFO Config Register",
        "Read Mask": "0x0000BF3F",
        "Write Mask": "0x0000BF3F",
        "Reset Value": "0x00000410",
        "Bits": {
          "AUTO_POP_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
          },
          "RX_THRESHOLD": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
          },
          "TX_THRESHOLD": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
          }
        }
      },
      "SPIE_SLV_0_FIFO_STS": {
        "Offset": 24,
        "Description": "FIFO Status Register",
        "Read Mask": "0x00003F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_BYTES": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes available for CPU to read."
          },
          "TX_BYTES": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
          }
        }
      },
      "SPIE_SLV_0_UR_DATA": {
        "Offset": 28,
        "Description": "Underrun Data",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "UR_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Data byte to be sent on MISO pin when TX UnderRun occurs"
          }
        }
      },
      "SPIE_SLV_0_COUNT": {
        "Offset": 32,
        "Description": "Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Register is writable. Write '0' to clear the counter."
          }
        }
      },
      "SPIE_SLV_0_INTR_EN": {
        "Offset": 36,
        "Description": "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFURI Enable"
          },
          "TFNEIE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFNEI Enable"
          },
          "TFWMIE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFWMI Enable"
          },
          "TFBSIE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFBSI Enable"
          },
          "RFORIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFORI Enable"
          },
          "RFNEIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNEI Enable"
          },
          "RFNETOIE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Enable"
          },
          "RFWMIE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFWMI Enable"
          },
          "RFBRIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFBRI Enable"
          },
          "CSLHIE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSLHI Enable"
          },
          "CSHLIE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSHLI Enable"
          }
        }
      },
      "SPIE_SLV_0_INTR_CLR": {
        "Offset": 40,
        "Description": "Interrupt Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFNEIC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFWMIC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFBSIC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFORIC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNEIC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNETOIC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFWMIC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFBRIC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSLHIC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSHLIC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          }
        }
      },
      "SPIE_SLV_0_INTR": {
        "Offset": 44,
        "Description": "Interrupt Register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURI": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
          },
          "TFNEI": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
          },
          "TFWMI": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
          },
          "TFBSI": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
          },
          "RFORI": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
          },
          "RFNEI": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
          },
          "RFNETOI": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
          },
          "RFWMI": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
          },
          "RFBRI": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
          },
          "CSLHI": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
          },
          "CSHLI": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
          }
        }
      },
      "SPIE_SLV_0_RFNE_TIMEOUT": {
        "Offset": 48,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "RFNE_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
          }
        }
      },
      "SPIE_SLV_0_BYTE_COUNT": {
        "Offset": 52,
        "Description": "New Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "BYTE_COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
          }
        }
      }
    },
    "Address": "0x20006000",
    "Size": 4096
  },
  "SPIE_SLV_1": {
    "Register": {
      "SPIE_SLV_1_TX": {
        "Offset": 0,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "TX FIFO data: This 8-bit data will be stored in TX FIFO."
          }
        }
      },
      "SPIE_SLV_1_RX": {
        "Offset": 4,
        "Description": "SPI Slave Receive FIFO",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
          }
        }
      },
      "SPIE_SLV_1_STS": {
        "Offset": 8,
        "Description": "SPI Slave Status register",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000BF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000025",
        "Bits": {
          "CLK_DETECTED": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This bit indicates that SCK is toggling when set."
          },
          "TX_LEVEL": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
          },
          "RX_LEVEL": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
          },
          "RX_FULL": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
          },
          "RX_EMPTY": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
          },
          "TX_FULL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
          },
          "TX_EMPTY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
          }
        }
      },
      "SPIE_SLV_1_CFG": {
        "Offset": 12,
        "Description": "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources.",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SRQ_STATE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces the clock on"
          },
          "CPOL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Polarity"
          },
          "CPHA": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Phase"
          },
          "EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI Slave Enable"
          }
        }
      },
      "SPIE_SLV_1_CTL": {
        "Offset": 16,
        "Description": "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command.",
        "Read Mask": "0x00000030",
        "Write Mask": "0x00000037",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_LSB_FIRST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "RX_FIFO_POP": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "RX_FLUSH": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the RX_FIFO"
          },
          "TX_FLUSH": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the TX_FIFO"
          }
        }
      },
      "SPIE_SLV_1_FIFO_CFG": {
        "Offset": 20,
        "Description": "FIFO Config Register",
        "Read Mask": "0x0000BF3F",
        "Write Mask": "0x0000BF3F",
        "Reset Value": "0x00000410",
        "Bits": {
          "AUTO_POP_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
          },
          "RX_THRESHOLD": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
          },
          "TX_THRESHOLD": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
          }
        }
      },
      "SPIE_SLV_1_FIFO_STS": {
        "Offset": 24,
        "Description": "FIFO Status Register",
        "Read Mask": "0x00003F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_BYTES": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes available for CPU to read."
          },
          "TX_BYTES": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
          }
        }
      },
      "SPIE_SLV_1_UR_DATA": {
        "Offset": 28,
        "Description": "Underrun Data",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "UR_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Data byte to be sent on MISO pin when TX UnderRun occurs"
          }
        }
      },
      "SPIE_SLV_1_COUNT": {
        "Offset": 32,
        "Description": "Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Register is writable. Write '0' to clear the counter."
          }
        }
      },
      "SPIE_SLV_1_INTR_EN": {
        "Offset": 36,
        "Description": "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFURI Enable"
          },
          "TFNEIE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFNEI Enable"
          },
          "TFWMIE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFWMI Enable"
          },
          "TFBSIE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFBSI Enable"
          },
          "RFORIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFORI Enable"
          },
          "RFNEIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNEI Enable"
          },
          "RFNETOIE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Enable"
          },
          "RFWMIE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFWMI Enable"
          },
          "RFBRIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFBRI Enable"
          },
          "CSLHIE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSLHI Enable"
          },
          "CSHLIE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSHLI Enable"
          }
        }
      },
      "SPIE_SLV_1_INTR_CLR": {
        "Offset": 40,
        "Description": "Interrupt Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFNEIC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFWMIC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFBSIC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFORIC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNEIC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNETOIC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFWMIC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFBRIC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSLHIC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSHLIC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          }
        }
      },
      "SPIE_SLV_1_INTR": {
        "Offset": 44,
        "Description": "Interrupt Register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURI": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
          },
          "TFNEI": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
          },
          "TFWMI": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
          },
          "TFBSI": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
          },
          "RFORI": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
          },
          "RFNEI": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
          },
          "RFNETOI": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
          },
          "RFWMI": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
          },
          "RFBRI": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
          },
          "CSLHI": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
          },
          "CSHLI": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
          }
        }
      },
      "SPIE_SLV_1_RFNE_TIMEOUT": {
        "Offset": 48,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "RFNE_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
          }
        }
      },
      "SPIE_SLV_1_BYTE_COUNT": {
        "Offset": 52,
        "Description": "New Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "BYTE_COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
          }
        }
      }
    },
    "Address": "0x20007000",
    "Size": 4096
  },
  "SPIE_SLV_2": {
    "Register": {
      "SPIE_SLV_2_TX": {
        "Offset": 0,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "TX FIFO data: This 8-bit data will be stored in TX FIFO."
          }
        }
      },
      "SPIE_SLV_2_RX": {
        "Offset": 4,
        "Description": "SPI Slave Receive FIFO",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO data: This 8-bit data indicates the data in RX FIFO, pointed by read pointer"
          }
        }
      },
      "SPIE_SLV_2_STS": {
        "Offset": 8,
        "Description": "SPI Slave Status register",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000BF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000025",
        "Bits": {
          "CLK_DETECTED": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This bit indicates that SCK is toggling when set."
          },
          "TX_LEVEL": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX Level flag: This flag indicates that TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost empty status."
          },
          "RX_LEVEL": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX LEVEL Flag: This is flag indicates that RX_BYTES is greater than or equal to RX_THRESHOLD.%%0AThis is for non-DMA mode. FW can use this flag as almost full status."
          },
          "RX_FULL": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX FIFO full status: Set when RX FIFO is full. Cleared by hardware when RX FIFO is not full."
          },
          "RX_EMPTY": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "RX FIFO empty status: Set when RX FIFO is empty. Cleared by hardware when RX FIFO is not empty."
          },
          "TX_FULL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX FIFO full status: Set when TX FIFO is full. Cleared by hardware when TX FIFO is not full."
          },
          "TX_EMPTY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "TX FIFO empty status: Set when TX FIFO is empty. Cleared by hardware when TX FIFO is not empty."
          }
        }
      },
      "SPIE_SLV_2_CFG": {
        "Offset": 12,
        "Description": "SPI Slave Configuration Registe.  Sets SPI operational parameters and enables/disables interrupt sources.",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SRQ_STATE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Holds the value to drive MISO during the SRQ state when%%0A TX_ERROR = 0"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces the clock on"
          },
          "CPOL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Polarity"
          },
          "CPHA": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock Phase"
          },
          "EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI Slave Enable"
          }
        }
      },
      "SPIE_SLV_2_CTL": {
        "Offset": 16,
        "Description": "SPI Slave Control register.  Used for clearing interrupt/status conditions and to issue transfer cancel command.",
        "Read Mask": "0x00000030",
        "Write Mask": "0x00000037",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_LSB_FIRST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "RX_FIFO_POP": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "RX_FLUSH": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the RX_FIFO"
          },
          "TX_FLUSH": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write to 1 to flush (Reset) the TX_FIFO"
          }
        }
      },
      "SPIE_SLV_2_FIFO_CFG": {
        "Offset": 20,
        "Description": "FIFO Config Register",
        "Read Mask": "0x0000BF3F",
        "Write Mask": "0x0000BF3F",
        "Reset Value": "0x00000410",
        "Bits": {
          "AUTO_POP_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the pointer."
          },
          "RX_THRESHOLD": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX FIFO Watermark threshold level: RX_LEVEL G6flag shows RX_BYTES is grater than or equal to RX_THRESHOLD.%%0AThis is considered as almost full level in non-DMA mode while it's considered as almost empty in DMA mode. %%0ADMA will start reading RX_FIFO when RX_BYTES is greater than or equal to this value."
          },
          "TX_THRESHOLD": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "TX FIFO Watermark threshold level: The TX_LEVEL flag shows TX_BYTES is less than or equal to TX_THRESHOLD.%%0AThis is considered as almost empty level in non-DMA mode while it's considered as almost_full in DMA mode.%%0ADMA will stop writing TX_FIFO when TX_BYTES is greater than or equal to this value."
          }
        }
      },
      "SPIE_SLV_2_FIFO_STS": {
        "Offset": 24,
        "Description": "FIFO Status Register",
        "Read Mask": "0x00003F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_BYTES": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes available for CPU to read."
          },
          "TX_BYTES": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the number of bytes in TX FIFO waiting to be transmitted on SPI."
          }
        }
      },
      "SPIE_SLV_2_UR_DATA": {
        "Offset": 28,
        "Description": "Underrun Data",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "UR_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Data byte to be sent on MISO pin when TX UnderRun occurs"
          }
        }
      },
      "SPIE_SLV_2_COUNT": {
        "Offset": 32,
        "Description": "Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Register is writable. Write '0' to clear the counter."
          }
        }
      },
      "SPIE_SLV_2_INTR_EN": {
        "Offset": 36,
        "Description": "Interrupt Enable Register       NOTE: Additional IEN bits exist in the SPI_S_CONFIG register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFURI Enable"
          },
          "TFNEIE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFNEI Enable"
          },
          "TFWMIE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFWMI Enable"
          },
          "TFBSIE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFBSI Enable"
          },
          "RFORIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFORI Enable"
          },
          "RFNEIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNEI Enable"
          },
          "RFNETOIE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Enable"
          },
          "RFWMIE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFWMI Enable"
          },
          "RFBRIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFBRI Enable"
          },
          "CSLHIE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSLHI Enable"
          },
          "CSHLIE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSHLI Enable"
          }
        }
      },
      "SPIE_SLV_2_INTR_CLR": {
        "Offset": 40,
        "Description": "Interrupt Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFNEIC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFWMIC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFBSIC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFORIC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNEIC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNETOIC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFWMIC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFBRIC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSLHIC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSHLIC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          }
        }
      },
      "SPIE_SLV_2_INTR": {
        "Offset": 44,
        "Description": "Interrupt Register",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURI": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_UNDER_RUN_INT -- TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
          },
          "TFNEI": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_NOT_EMPTY_INT -- TX_FIFO is not empty after packet transmission is finished."
          },
          "TFWMI": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_WATERMARK_INT -- Shows TX_BYTES is less than or equal to TX_THRESHOLD. Sticky status. Needs to be cleared."
          },
          "TFBSI": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO_BYTE_SENT_INT -- TX_FIFO byte data is read (Does not wait until last bit is serialized) Sticky status. Needs to be cleared."
          },
          "RFORI": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_OVER_RUN_INT -- RX_FIFO is overrun. Sticky status. Needs to be cleared.  This is the same as the RX_ERROR flag in the SPI_S_STATUS register.   Clearing the RX_ERROR will also clear this bit."
          },
          "RFNEI": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_INT -- RX_FIFO not empty when when a new packet is received.  Sticky status.  Needs to be cleared."
          },
          "RFNETOI": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_NOT_EMPTY_TIMEOUT_INT -- RX_FIFO not empty timeout is expired. Sticky status.  Needs to be cleared."
          },
          "RFWMI": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_WATERMARK_INT -- Shows RX_BYTES is grater than or equal to RX_THRESHOLD. For Information purposes only."
          },
          "RFBRI": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO_BYTE_RECEIVED_INT -- Byte data is received and stored in RX_FIFO"
          },
          "CSLHI": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) low to high transition. Sticky status. Needs to be cleared."
          },
          "CSHLI": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SPI SSB (cs_n) high to low transition. Sticky status. Needs to be cleared."
          }
        }
      },
      "SPIE_SLV_2_RFNE_TIMEOUT": {
        "Offset": 48,
        "Description": "SPI Slave Transmit FIFO",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "RFNE_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Rx FIFO Not Empty Timeout Value.  Timeout counter will be initialized with this value and will downcount when there is unattended data in the RX_FIFO.  RFNETOI interrupt will be set when counter downcounts to 1."
          }
        }
      },
      "SPIE_SLV_2_BYTE_COUNT": {
        "Offset": 52,
        "Description": "New Byte Counter",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "BYTE_COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Increments for every byte received. Shows how many bytes are received in a transaction. Cleared and restarts every transaction."
          }
        }
      }
    },
    "Address": "0x20008000",
    "Size": 4096
  },
  "SPI_MAS_0": {
    "Register": {
      "SPI_MAS_0_TX": {
        "Offset": 0,
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_0_RX": {
        "Offset": 4,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Receive Register"
          }
        }
      },
      "SPI_MAS_0_STS": {
        "Offset": 8,
        "Read Mask": "0x0000F01F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00005005",
        "Bits": {
          "RX_FULL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_FULL"
          },
          "RX_EMPTY": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_RX_EMPTY"
          },
          "TX_FULL": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_TX_FULL"
          },
          "TX_EMPTY": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_EMPTY"
          },
          "COUNT": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_COUNT"
          },
          "ERROR": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_ERROR"
          },
          "STALL": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_STALL"
          },
          "RX_LEVEL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_LEVEL"
          },
          "TX_LEVEL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_LEVEL"
          }
        }
      },
      "SPI_MAS_0_CLK": {
        "Offset": 12,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000E07F",
        "Write Mask": "0x0000E07F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CPOL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the polarity of the SPI clocking scheme"
          },
          "CPHA": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the phase of the SPI clocking scheme"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
          },
          "CLK_RATIO": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value loaded into down-counter at beginning of clock phase."
          }
        }
      },
      "SPI_MAS_0_CNT": {
        "Offset": 16,
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_0_CTL": {
        "Offset": 20,
        "Description": "Control Register",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x0000AFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FLUSH": {
            "Position": [
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Flush all entries in the RX and TX FIFOS, clears ERROR bit",
            "Defines": "addr_decode_only"
          },
          "RX_FIFO_POP": {
            "Position": [
              13
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "1 = will pop if POP_MODE = 0, does nothing otherwise.",
            "Defines": "addr_decode_only"
          },
          "RX_THRESHOLD": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
          },
          "TX_THRESHOLD": {
            "Position": [
              2,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TxLevel will be set if TxThreshold >= TxPointer"
          },
          "TX_STALL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when TxFIFO is empty"
          },
          "RX_STALL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when RxFIFO is full"
          }
        }
      },
      "SPI_MAS_0_INT": {
        "Offset": 24,
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_INV": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_INV"
          },
          "ERROR_INV": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_INV"
          },
          "STALL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_INV"
          },
          "RX_LEV_INV": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_INV"
          },
          "TX_LEV_INV": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_INV"
          },
          "COUNT_IEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_IEN"
          },
          "ERROR_IEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_IEN"
          },
          "STALL_IEN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_IEN"
          },
          "RX_LEV_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_IEN"
          },
          "TX_LEV_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_IEN"
          }
        }
      },
      "SPI_MAS_0_GPIO": {
        "Offset": 28,
        "Description": "GPIO Register",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00003000",
        "Bits": {
          "SSB_PIN": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB_PIE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_POUT": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_PDIR": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SCK_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "MOSI_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value seen by the SPI master block"
          },
          "MISO_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_0_CFG": {
        "Offset": 32,
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_STALL_SETUP_TIME": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
          },
          "STALL_STS_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
          },
          "MOSI_HOLD_TIME": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
          },
          "FC_READ_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
          },
          "SPI_MAS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the SPI Master engine, including local module and chip top shared I/O controls."
          }
        }
      },
      "SPI_MAS_0_CLK2": {
        "Offset": 36,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000207F",
        "Write Mask": "0x0000207F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLK_RATIO2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
          },
          "CLK_RATIO2": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
          }
        }
      },
      "SPI_MAS_0_CRC_CTL": {
        "Offset": 40,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_INS_REQ": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
          },
          "CRC_LSB_FIRST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
          }
        }
      },
      "SPI_MAS_0_GPIO_MUX_CTRL": {
        "Offset": 44,
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x0FFFFFFF",
        "Reset Value": "0x0AAAAAAA",
        "Bits": {
          "MUX_CTRL6": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL5": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          }
        }
      },
      "SPI_MAS_0_GPIO_REG_IN_OUT": {
        "Offset": 48,
        "Read Mask": "0x00007F7F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x00000000",
        "Bits": {
          "REG_IN": {
            "Position": [
              8,
              14
            ],
            "Type": "R",
            "Comment": "input from LED GPIO"
          },
          "REG_OUT": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "output to LED GPIO (if selected)"
          }
        }
      },
      "SPI_MAS_0_MORE_CSN": {
        "Offset": 52,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000777",
        "Reset Value": "0x00000333",
        "Bits": {
          "SSB3_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB3_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB2_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB1_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_0_FIFO_WATERMARKS": {
        "Offset": 56,
        "Read Mask": "0x00037F07",
        "Write Mask": "0x00037F07",
        "Reset Value": "0x00007C04",
        "Bits": {
          "TRIM_LAST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
          },
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "TX_FIFO Watermark threshold level (almost full)"
          },
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level (almost empty)"
          }
        }
      },
      "SPI_MAS_0_TX32": {
        "Offset": 64,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA32": {
            "Position": [
              0,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register (32 bits)",
            "Defines": "addr_decode_only"
          }
        }
      }
    },
    "Address": "0x20009000",
    "Size": 4096
  },
  "SPI_MAS_1": {
    "Register": {
      "SPI_MAS_1_TX": {
        "Offset": 0,
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_1_RX": {
        "Offset": 4,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Receive Register"
          }
        }
      },
      "SPI_MAS_1_STS": {
        "Offset": 8,
        "Read Mask": "0x0000F01F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00005005",
        "Bits": {
          "RX_FULL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_FULL"
          },
          "RX_EMPTY": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_RX_EMPTY"
          },
          "TX_FULL": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_TX_FULL"
          },
          "TX_EMPTY": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_EMPTY"
          },
          "COUNT": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_COUNT"
          },
          "ERROR": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_ERROR"
          },
          "STALL": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_STALL"
          },
          "RX_LEVEL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_LEVEL"
          },
          "TX_LEVEL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_LEVEL"
          }
        }
      },
      "SPI_MAS_1_CLK": {
        "Offset": 12,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000E07F",
        "Write Mask": "0x0000E07F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CPOL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the polarity of the SPI clocking scheme"
          },
          "CPHA": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the phase of the SPI clocking scheme"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
          },
          "CLK_RATIO": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value loaded into down-counter at beginning of clock phase."
          }
        }
      },
      "SPI_MAS_1_CNT": {
        "Offset": 16,
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_1_CTL": {
        "Offset": 20,
        "Description": "Control Register",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x0000AFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FLUSH": {
            "Position": [
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Flush all entries in the RX and TX FIFOS, clears ERROR bit",
            "Defines": "addr_decode_only"
          },
          "RX_FIFO_POP": {
            "Position": [
              13
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "1 = will pop if POP_MODE = 0, does nothing otherwise.",
            "Defines": "addr_decode_only"
          },
          "RX_THRESHOLD": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
          },
          "TX_THRESHOLD": {
            "Position": [
              2,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TxLevel will be set if TxThreshold >= TxPointer"
          },
          "TX_STALL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when TxFIFO is empty"
          },
          "RX_STALL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when RxFIFO is full"
          }
        }
      },
      "SPI_MAS_1_INT": {
        "Offset": 24,
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_INV": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_INV"
          },
          "ERROR_INV": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_INV"
          },
          "STALL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_INV"
          },
          "RX_LEV_INV": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_INV"
          },
          "TX_LEV_INV": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_INV"
          },
          "COUNT_IEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_IEN"
          },
          "ERROR_IEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_IEN"
          },
          "STALL_IEN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_IEN"
          },
          "RX_LEV_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_IEN"
          },
          "TX_LEV_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_IEN"
          }
        }
      },
      "SPI_MAS_1_GPIO": {
        "Offset": 28,
        "Description": "GPIO Register",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00003000",
        "Bits": {
          "SSB_PIN": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB_PIE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_POUT": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_PDIR": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SCK_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "MOSI_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value seen by the SPI master block"
          },
          "MISO_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_1_CFG": {
        "Offset": 32,
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_STALL_SETUP_TIME": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
          },
          "STALL_STS_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
          },
          "MOSI_HOLD_TIME": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
          },
          "FC_READ_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
          },
          "SPI_MAS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the SPI Master engine, including local module and chip top shared I/O controls."
          }
        }
      },
      "SPI_MAS_1_CLK2": {
        "Offset": 36,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000207F",
        "Write Mask": "0x0000207F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLK_RATIO2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
          },
          "CLK_RATIO2": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
          }
        }
      },
      "SPI_MAS_1_CRC_CTL": {
        "Offset": 40,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_INS_REQ": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
          },
          "CRC_LSB_FIRST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
          }
        }
      },
      "SPI_MAS_1_GPIO_MUX_CTRL": {
        "Offset": 44,
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x0FFFFFFF",
        "Reset Value": "0x0AAAAAAA",
        "Bits": {
          "MUX_CTRL6": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL5": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          }
        }
      },
      "SPI_MAS_1_GPIO_REG_IN_OUT": {
        "Offset": 48,
        "Read Mask": "0x00007F7F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x00000000",
        "Bits": {
          "REG_IN": {
            "Position": [
              8,
              14
            ],
            "Type": "R",
            "Comment": "input from LED GPIO"
          },
          "REG_OUT": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "output to LED GPIO (if selected)"
          }
        }
      },
      "SPI_MAS_1_MORE_CSN": {
        "Offset": 52,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000777",
        "Reset Value": "0x00000333",
        "Bits": {
          "SSB3_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB3_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB2_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB1_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_1_FIFO_WATERMARKS": {
        "Offset": 56,
        "Read Mask": "0x00037F07",
        "Write Mask": "0x00037F07",
        "Reset Value": "0x00007C04",
        "Bits": {
          "TRIM_LAST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
          },
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "TX_FIFO Watermark threshold level (almost full)"
          },
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level (almost empty)"
          }
        }
      },
      "SPI_MAS_1_TX32": {
        "Offset": 64,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA32": {
            "Position": [
              0,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register (32 bits)",
            "Defines": "addr_decode_only"
          }
        }
      }
    },
    "Address": "0x2000A000",
    "Size": 4096
  },
  "SPI_MAS_2": {
    "Register": {
      "SPI_MAS_2_TX": {
        "Offset": 0,
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_2_RX": {
        "Offset": 4,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Receive Register"
          }
        }
      },
      "SPI_MAS_2_STS": {
        "Offset": 8,
        "Read Mask": "0x0000F01F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00005005",
        "Bits": {
          "RX_FULL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_FULL"
          },
          "RX_EMPTY": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_RX_EMPTY"
          },
          "TX_FULL": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_TX_FULL"
          },
          "TX_EMPTY": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_EMPTY"
          },
          "COUNT": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_COUNT"
          },
          "ERROR": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_ERROR"
          },
          "STALL": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_STALL"
          },
          "RX_LEVEL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_LEVEL"
          },
          "TX_LEVEL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_LEVEL"
          }
        }
      },
      "SPI_MAS_2_CLK": {
        "Offset": 12,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000E07F",
        "Write Mask": "0x0000E07F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CPOL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the polarity of the SPI clocking scheme"
          },
          "CPHA": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the phase of the SPI clocking scheme"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
          },
          "CLK_RATIO": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value loaded into down-counter at beginning of clock phase."
          }
        }
      },
      "SPI_MAS_2_CNT": {
        "Offset": 16,
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_2_CTL": {
        "Offset": 20,
        "Description": "Control Register",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x0000AFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FLUSH": {
            "Position": [
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Flush all entries in the RX and TX FIFOS, clears ERROR bit",
            "Defines": "addr_decode_only"
          },
          "RX_FIFO_POP": {
            "Position": [
              13
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "1 = will pop if POP_MODE = 0, does nothing otherwise.",
            "Defines": "addr_decode_only"
          },
          "RX_THRESHOLD": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
          },
          "TX_THRESHOLD": {
            "Position": [
              2,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TxLevel will be set if TxThreshold >= TxPointer"
          },
          "TX_STALL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when TxFIFO is empty"
          },
          "RX_STALL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when RxFIFO is full"
          }
        }
      },
      "SPI_MAS_2_INT": {
        "Offset": 24,
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_INV": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_INV"
          },
          "ERROR_INV": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_INV"
          },
          "STALL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_INV"
          },
          "RX_LEV_INV": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_INV"
          },
          "TX_LEV_INV": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_INV"
          },
          "COUNT_IEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_IEN"
          },
          "ERROR_IEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_IEN"
          },
          "STALL_IEN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_IEN"
          },
          "RX_LEV_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_IEN"
          },
          "TX_LEV_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_IEN"
          }
        }
      },
      "SPI_MAS_2_GPIO": {
        "Offset": 28,
        "Description": "GPIO Register",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00003000",
        "Bits": {
          "SSB_PIN": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB_PIE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_POUT": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_PDIR": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SCK_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "MOSI_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value seen by the SPI master block"
          },
          "MISO_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_2_CFG": {
        "Offset": 32,
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_STALL_SETUP_TIME": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
          },
          "STALL_STS_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
          },
          "MOSI_HOLD_TIME": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
          },
          "FC_READ_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
          },
          "SPI_MAS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the SPI Master engine, including local module and chip top shared I/O controls."
          }
        }
      },
      "SPI_MAS_2_CLK2": {
        "Offset": 36,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000207F",
        "Write Mask": "0x0000207F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLK_RATIO2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
          },
          "CLK_RATIO2": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
          }
        }
      },
      "SPI_MAS_2_CRC_CTL": {
        "Offset": 40,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_INS_REQ": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
          },
          "CRC_LSB_FIRST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
          }
        }
      },
      "SPI_MAS_2_GPIO_MUX_CTRL": {
        "Offset": 44,
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x0FFFFFFF",
        "Reset Value": "0x0AAAAAAA",
        "Bits": {
          "MUX_CTRL6": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL5": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          }
        }
      },
      "SPI_MAS_2_GPIO_REG_IN_OUT": {
        "Offset": 48,
        "Read Mask": "0x00007F7F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x00000000",
        "Bits": {
          "REG_IN": {
            "Position": [
              8,
              14
            ],
            "Type": "R",
            "Comment": "input from LED GPIO"
          },
          "REG_OUT": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "output to LED GPIO (if selected)"
          }
        }
      },
      "SPI_MAS_2_MORE_CSN": {
        "Offset": 52,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000777",
        "Reset Value": "0x00000333",
        "Bits": {
          "SSB3_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB3_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB2_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB1_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_2_FIFO_WATERMARKS": {
        "Offset": 56,
        "Read Mask": "0x00037F07",
        "Write Mask": "0x00037F07",
        "Reset Value": "0x00007C04",
        "Bits": {
          "TRIM_LAST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
          },
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "TX_FIFO Watermark threshold level (almost full)"
          },
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level (almost empty)"
          }
        }
      },
      "SPI_MAS_2_TX32": {
        "Offset": 64,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA32": {
            "Position": [
              0,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register (32 bits)",
            "Defines": "addr_decode_only"
          }
        }
      }
    },
    "Address": "0x2000B000",
    "Size": 4096
  },
  "SPI_MAS_3": {
    "Register": {
      "SPI_MAS_3_TX": {
        "Offset": 0,
        "Read Mask": "0x00000000",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_3_RX": {
        "Offset": 4,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Receive Register"
          }
        }
      },
      "SPI_MAS_3_STS": {
        "Offset": 8,
        "Read Mask": "0x0000F01F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00005005",
        "Bits": {
          "RX_FULL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_FULL"
          },
          "RX_EMPTY": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_RX_EMPTY"
          },
          "TX_FULL": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_TX_FULL"
          },
          "TX_EMPTY": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_EMPTY"
          },
          "COUNT": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_COUNT"
          },
          "ERROR": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_ERROR"
          },
          "STALL": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_STALL"
          },
          "RX_LEVEL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STS_RX_LEVEL"
          },
          "TX_LEVEL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "STS_TX_LEVEL"
          }
        }
      },
      "SPI_MAS_3_CLK": {
        "Offset": 12,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000E07F",
        "Write Mask": "0x0000E07F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CPOL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the polarity of the SPI clocking scheme"
          },
          "CPHA": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls the phase of the SPI clocking scheme"
          },
          "MANUAL_UNGATE_CLK": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "(UNUSED IN TD4100). Disable clock gating into the SPI Master so the clock to the SPI Master is always running."
          },
          "CLK_RATIO": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Value loaded into down-counter at beginning of clock phase."
          }
        }
      },
      "SPI_MAS_3_CNT": {
        "Offset": 16,
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transfer Count Register",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SPI_MAS_3_CTL": {
        "Offset": 20,
        "Description": "Control Register",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x0000AFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FLUSH": {
            "Position": [
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Flush all entries in the RX and TX FIFOS, clears ERROR bit",
            "Defines": "addr_decode_only"
          },
          "RX_FIFO_POP": {
            "Position": [
              13
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "1 = will pop if POP_MODE = 0, does nothing otherwise.",
            "Defines": "addr_decode_only"
          },
          "RX_THRESHOLD": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RxLevel will be set if number of entries in RxFIFO > RxThreshold"
          },
          "TX_THRESHOLD": {
            "Position": [
              2,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TxLevel will be set if TxThreshold >= TxPointer"
          },
          "TX_STALL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when TxFIFO is empty"
          },
          "RX_STALL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPI engine will stall when RxFIFO is full"
          }
        }
      },
      "SPI_MAS_3_INT": {
        "Offset": 24,
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT_INV": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_INV"
          },
          "ERROR_INV": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_INV"
          },
          "STALL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_INV"
          },
          "RX_LEV_INV": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_INV"
          },
          "TX_LEV_INV": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_INV"
          },
          "COUNT_IEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_COUNT_IEN"
          },
          "ERROR_IEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_ERROR_IEN"
          },
          "STALL_IEN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_STALL_IEN"
          },
          "RX_LEV_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_RX_LEV_IEN"
          },
          "TX_LEV_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTL_TX_LEV_IEN"
          }
        }
      },
      "SPI_MAS_3_GPIO": {
        "Offset": 28,
        "Description": "GPIO Register",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00003000",
        "Bits": {
          "SSB_PIN": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB_PIE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_POUT": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB_PDIR": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SCK_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SCK_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "MOSI_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MOSI_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value seen by the SPI master block"
          },
          "MISO_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "MISO_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_3_CFG": {
        "Offset": 32,
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_STALL_SETUP_TIME": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with 1 PCLK MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge. Otherwise use half-virtual-SCK-clock MOSI data setup time prior to SPI MODE 0 and 2 TX_FIFO Stall re-start of 1st SCK clock edge."
          },
          "STALL_STS_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use legacy mode with all status and interrupts delayed whenever a stall occurs at the end of a MODE1/3 transaction. Otherwise only the stall related status and interrupt itself are delayed whenever a stall occurs at the end of a MODE1/3 transaction."
          },
          "MOSI_HOLD_TIME": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MOSI Hold Time for SPI Mode 1 and 3 (CPHA = 1). %%0A0 = Auto insert MOSI Hold Time of 1/2 virtual SCK cycle if CLK_RATIO > 0. %%0A1 = Auto insert MOSI Hold Time of 3 PCLK's if CLK_RATIO > 1. %%0A2 = Reserved. %%0A3 = Auto insert MOSI Hold time of 1 PCLK."
          },
          "FC_READ_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Full Cycle Read Enable. Allows for using a full SCK cycle for read data. Usable only in MODE 0. Not meant for normal operation."
          },
          "SPI_MAS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the SPI Master engine, including local module and chip top shared I/O controls."
          }
        }
      },
      "SPI_MAS_3_CLK2": {
        "Offset": 36,
        "Description": "Clock (SCK) Control Register",
        "Read Mask": "0x0000207F",
        "Write Mask": "0x0000207F",
        "Reset Value": "0x00000000",
        "Bits": {
          "CLK_RATIO2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable use of CLK_RATIO for 1st clock edge and CLK_RATIO2 for 2nd clock edge."
          },
          "CLK_RATIO2": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled by CLK_RATIO2_EN, value loaded into down-counter at middle of clock phase."
          }
        }
      },
      "SPI_MAS_3_CRC_CTL": {
        "Offset": 40,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_INS_REQ": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC insertion request. Need to be cleared for next packet.%%0A1 = Insert 2-byte CRC data into TX_FIFO"
          },
          "CRC_LSB_FIRST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Automatically insert CRC to TX_FIFO when CRC_INSERT_REQ is set."
          }
        }
      },
      "SPI_MAS_3_GPIO_MUX_CTRL": {
        "Offset": 44,
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x0FFFFFFF",
        "Reset Value": "0x0AAAAAAA",
        "Bits": {
          "MUX_CTRL6": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL5": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          },
          "MUX_CTRL0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "0:ledpwm[0]%%0A1:gsclk[0]/hsync%%0A2: reg out%%0A3: sck%%0A4: miso%%0A5: mosi%%0A6: cs0_n%%0A7: cs1_n%%0A8: cs2_n%%0A9: cs3_n%%0AA: reg in (input from LED GPIO pin, for example, faultb/failb)%%0AB: vsync/LAT%%0AC: ledpwm[1]%%0AD: gsclk[1]"
          }
        }
      },
      "SPI_MAS_3_GPIO_REG_IN_OUT": {
        "Offset": 48,
        "Read Mask": "0x00007F7F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x00000000",
        "Bits": {
          "REG_IN": {
            "Position": [
              8,
              14
            ],
            "Type": "R",
            "Comment": "input from LED GPIO"
          },
          "REG_OUT": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "output to LED GPIO (if selected)"
          }
        }
      },
      "SPI_MAS_3_MORE_CSN": {
        "Offset": 52,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000777",
        "Reset Value": "0x00000333",
        "Bits": {
          "SSB3_PIN": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB3_PIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_POUT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB3_PDIR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PIN": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB2_PIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_POUT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB2_PDIR": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PIN": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Holds the value that the SPI master block is driving"
          },
          "SSB1_PIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_POUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          },
          "SSB1_PDIR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Used in decoding. See spi_master_spec.docx for more info."
          }
        }
      },
      "SPI_MAS_3_FIFO_WATERMARKS": {
        "Offset": 56,
        "Read Mask": "0x00037F07",
        "Write Mask": "0x00037F07",
        "Reset Value": "0x00007C04",
        "Bits": {
          "TRIM_LAST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "valid only when byte_mode==0 (32 bit transfer, little endian)%%0A0=do not trim, 1=trim last byte, 2=trim last 2 bytes, 3=trim last 3 bytes"
          },
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "TX_FIFO Watermark threshold level (almost full)"
          },
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level (almost empty)"
          }
        }
      },
      "SPI_MAS_3_TX32": {
        "Offset": 64,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_DATA32": {
            "Position": [
              0,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "Transmit Register (32 bits)",
            "Defines": "addr_decode_only"
          }
        }
      }
    },
    "Address": "0x2000C000",
    "Size": 4096
  },
  "QSPI": {
    "Register": {
      "QSPI_CONTROL0": {
        "Offset": 0,
        "Description": "QSPI Control register 0",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x000010CE",
        "Bits": {
          "CRC_LSB_FIRST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "AUTO_POP_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the RX_FIFO read pointer."
          },
          "USE_NOT_INV_MAS_RX_CLK": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Available in master mode only%%0A1: Use non-inverted RX_CLK"
          },
          "MAN_SYS_CLK_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Select QSPI_SYS_CLK_IN"
          },
          "MAN_SYS_CLK_GATE_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Clock gate enable for QSPI_SYS_CLK_IN"
          },
          "INST_MODE": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Controls how instruction is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
          },
          "TIMING_MODE": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "{CPOL, CPHA}"
          },
          "IO_MODE": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "00: Reserved%%0A01: Single SPI mode%%0A10: Dual SPI mode%%0A11: Quad SPI mode"
          },
          "MAS_MODE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "QSPI is defult in Master mode"
          },
          "QSPI_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Disable QSPI block, 1: Enable QSPI block"
          }
        }
      },
      "QSPI_CONTROL1": {
        "Offset": 4,
        "Description": "QSPI Control register 1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000A08",
        "Bits": {
          "DUMMY_END": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Number of QSPI_CLK cycles before Dummy ends for bus turnaround."
          },
          "DUMMY_START": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Number of QSPI_CLK cycles before Dummy starts for bus turnaround. QSPI_IO0-3 needs to be driven by high-Z during dummy period. Dummy counter starts once the first byte data is sent (in Master) or received (in Slave)."
          }
        }
      },
      "QSPI_CONTROL2": {
        "Offset": 8,
        "Description": "QSPI Control register 1",
        "Read Mask": "0x00000007",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_POP": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "TX_FIFO_RESET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for TX_FIFO, 0: Normal"
          },
          "RX_FIFO_RESET": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for RX_FIFO, 0: Normal"
          },
          "FSM_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for FSM, 0: Normal"
          }
        }
      },
      "QSPI_MAS_CONTROL": {
        "Offset": 12,
        "Description": "QSPI Master Mode Control",
        "Read Mask": "0x000000F3",
        "Write Mask": "0x000000F3",
        "Reset Value": "0x00000020",
        "Bits": {
          "NUM_EXT_CLK": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Send number of extra QSPI_CLK to SLAVE to store the last captured byte to TX_FIFO. Extra QSPI_CLK and QSPI_CS need to be driven in Master mode."
          },
          "SEND_PKT_IS_READ": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Packet that is being sent is for read, 0: Packet that is being sent is for write."
          },
          "SEND_PKT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Start Master FSM to send byte data stored in TX_FIFO. (Core needs to store byte data before this bit is set to '1')"
          }
        }
      },
      "QSPI_SLV_CONTROL": {
        "Offset": 16,
        "Description": "QSPI Slave Mode Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "RCVD_PKT_IS_READ": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Received packet is for read. 0: Received packet is for write."
          }
        }
      },
      "QSPI_TX_FIFO_CONTROL": {
        "Offset": 20,
        "Description": "QSPI TX_FIFO Control",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Byte data stored in this register is transferred to TX_FIFO when TX_FIFO_WR is set."
          }
        }
      },
      "QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW": {
        "Offset": 24,
        "Description": "QSPI TX_FIFO number of bytes to send LSB",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000003",
        "Bits": {
          "TX_FIFO_NUM_BYTES_TO_SEND_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LSB number of bytes to send from TX_FIFO"
          }
        }
      },
      "QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH": {
        "Offset": 28,
        "Description": "QSPI TX_FIFO number of bytes to send MSB",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_TO_SEND_HIGH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes to send from TX_FIFO"
          }
        }
      },
      "QSPI_TX_FIFO_WATERMARK_THRESHOLD": {
        "Offset": 32,
        "Description": "QSPI TX_FIFO Almost Empty Threshold",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000008",
        "Bits": {
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TX_FIFO Watermark threshold level for TFWMI interrupt"
          }
        }
      },
      "QSPI_TX_FIFO_UNDERRUN_DATA": {
        "Offset": 36,
        "Description": "QSPI TX_FIFO Underrun Data",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x000000A5",
        "Bits": {
          "TX_FIFO_UR_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000A5",
            "Comment": "This value is sent if TX_FIFO is underrun."
          }
        }
      },
      "QSPI_TX_FIFO_TIMER": {
        "Offset": 40,
        "Description": "QSPI TX_FIFO Full timer",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "TX_FIFO_FULL_TIMER": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Timer value for TX_FIFO_FULL flag"
          }
        }
      },
      "QSPI_RX_FIFO_CONTROL": {
        "Offset": 44,
        "Description": "QSPI RX_FIFO Control",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Byte data read from RX_FIFO is stored in this register when RX_FIFO_RD is set."
          }
        }
      },
      "QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW": {
        "Offset": 48,
        "Description": "QSPI RX_FIFO number of bytes to receive LSB",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000001F",
        "Bits": {
          "RX_FIFO_NUM_BYTES_TO_RCV_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "LSB number of bytes to receive from RX_FIFO"
          }
        }
      },
      "QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH": {
        "Offset": 52,
        "Description": "QSPI RX_FIFO number of bytes to receive MSB",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_TO_RCV_HIGH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes to receive from RX_FIFO"
          }
        }
      },
      "QSPI_RX_FIFO_WATERMARK_THRESHOLD": {
        "Offset": 56,
        "Description": "QSPI TX_FIFO Almost Empty Threshold",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000004",
        "Bits": {
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level for RFWMI interrupt"
          }
        }
      },
      "QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT": {
        "Offset": 60,
        "Description": "QSPI TX_FIFO Full timer",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "RX_FIFO_NOT_EMPTY_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Timer value for RX_FIFO_NOT_EMPTY_TIMEOUT flag"
          }
        }
      },
      "QSPI_INTERRUPT_ENABLE": {
        "Offset": 64,
        "Description": "QSPI Interrupt Enable",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFURI Enable"
          },
          "TFNEIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFNEI Enable"
          },
          "TFWMIE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFWMI Enable"
          },
          "TFFTOIE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFFTOI Enable"
          },
          "TFBSIE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFBSI Enable"
          },
          "RFORIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFORI Enable"
          },
          "RFNEIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNEI Enable"
          },
          "RFNETOIE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Enable"
          },
          "RFWMIE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFWMI Enable"
          },
          "RFBRIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFBRI Enable"
          },
          "CSLHIE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSLHI Enable"
          },
          "CSHLIE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSHLI Enable"
          }
        }
      },
      "QSPI_INTERRUPT_CLR": {
        "Offset": 68,
        "Description": "QSPI Interrupt Events",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIC": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFNEIC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFWMIC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFFTOIC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFFTOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFBSIC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFORIC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNEIC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNETOIC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFWMIC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFBRIC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSLHIC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSHLIC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          }
        }
      },
      "QSPI_PAD_CONTROL0": {
        "Offset": 72,
        "Description": "QSPI Pad Control 0",
        "Read Mask": "0x00000177",
        "Write Mask": "0x00000177",
        "Reset Value": "0x00000000",
        "Bits": {
          "FW_PAD_CTRL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: FW pad control, 0: HW pad control"
          },
          "CLK_IE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad input enable"
          },
          "CLK_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad output enable"
          },
          "CLK_OUT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad output data"
          },
          "CS_IE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad input enable"
          },
          "CS_OE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad output enable"
          },
          "CS_OUT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad output data"
          }
        }
      },
      "QSPI_PAD_CONTROL1": {
        "Offset": 76,
        "Description": "QSPI Pad Control 1",
        "Read Mask": "0x00007777",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00000000",
        "Bits": {
          "IO3_IE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad input enable"
          },
          "IO3_OE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad output enable"
          },
          "IO3_OUT": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad output data"
          },
          "IO2_IE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad input enable"
          },
          "IO2_OE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad output enable"
          },
          "IO2_OUT": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad output data"
          },
          "IO1_IE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad input enable"
          },
          "IO1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad output enable"
          },
          "IO1_OUT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad output data"
          },
          "IO0_IE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad input enable"
          },
          "IO0_OE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad output enable"
          },
          "IO0_OUT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad output data"
          }
        }
      },
      "QSPI_INTERRUPT": {
        "Offset": 80,
        "Description": "QSPI Interrupt Events",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURI": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
          },
          "TFNEI": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO is not empty after packet transmission is finished."
          },
          "TFWMI": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO watermark level is reached. Sticky status. Needs to be cleared."
          },
          "TFFTOI": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO full timer is expired. Sticky status. Needs to be cleared."
          },
          "TFBSI": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO byte data is read and last bit is serialized."
          },
          "RFORI": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO is overrun. Sticky status. Needs to be cleared."
          },
          "RFNEI": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO is not empty when a new packet is received. Sticky status. Needs to be cleared."
          },
          "RFNETOI": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO NOT EMPTY timer is expired. Sticky status. Needs to be cleared."
          },
          "RFWMI": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO watermark is reached."
          },
          "RFBRI": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO byte data is received and stored in RX_FIFO."
          },
          "CSLHI": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "QSPI_CS Low-to-High transition"
          },
          "CSHLI": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "QSPI_CS High-to-Low transition"
          }
        }
      },
      "QSPI_TX_FIFO_NUM_BYTES_SENT_LOW": {
        "Offset": 84,
        "Description": "QSPI TX_FIFO Number of bytes LSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_SENT_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
          }
        }
      },
      "QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH": {
        "Offset": 88,
        "Description": "QSPI TX_FIFO Number of bytes MSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_SENT_HIGH": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
          }
        }
      },
      "QSPI_TX_FIFO_NUM_BYTES_LEFT": {
        "Offset": 92,
        "Description": "QSPI FIFO Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_LEFT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of bytes in TX_FIFO."
          }
        }
      },
      "QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW": {
        "Offset": 96,
        "Description": "QSPI TX_FIFO Number of bytes LSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_RCVD_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LSB number of bytes received from RX_FIFO"
          }
        }
      },
      "QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH": {
        "Offset": 100,
        "Description": "QSPI TX_FIFO Number of bytes MSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_RCVD_HIGH": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes received from RX_FIFO"
          }
        }
      },
      "QSPI_RX_FIFO_NUM_BYTES_LEFT": {
        "Offset": 104,
        "Description": "QSPI FIFO Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_LEFT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of data bytes in RX_FIFO."
          }
        }
      }
    },
    "Address": "0x2000D000",
    "Size": 4096
  },
  "FLASH_QSPI": {
    "Register": {
      "FLASH_QSPI_CONTROL0": {
        "Offset": 0,
        "Description": "QSPI Control register 0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000D0CE",
        "Bits": {
          "ADDR_MODE": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Controls how address is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
          },
          "CRC_LSB_FIRST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Write upper 8-bit of CRC into TX_FIFO%%0A1: Write lower 8-bit of CRC into TX_FIFO"
          },
          "AUTO_CRC_INS_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Automatically insert CRC to TX_FIFO when DMA transfer is done."
          },
          "AUTO_POP_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1 allows the RX_FIFO read data pointer to auto-increment when the RX_FIFO is read. Otherwise the FW must write the RX_FIFO_POP bit to increment the RX_FIFO read pointer."
          },
          "USE_NOT_INV_MAS_RX_CLK": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Available in master mode only%%0A1: Use non-inverted RX_CLK"
          },
          "MAN_SYS_CLK_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Select QSPI_SYS_CLK_IN"
          },
          "MAN_SYS_CLK_GATE_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Clock gate enable for QSPI_SYS_CLK_IN"
          },
          "INST_MODE": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Controls how instruction is sent thru single, dual or quad IO pads.%%0A00: Reserved%%0A01: Instruction is sent to thru IO0 pad only even in quad spi mode.%%0A10: Instruction is sent to thru IO0 and IO1 pads only even in quad spi mode.%%0A11: Instruction is sent to thru IO0, IO1, IO2 and IO3 pads."
          },
          "TIMING_MODE": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "{CPOL, CPHA}"
          },
          "IO_MODE": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "00: Reserved%%0A01: Single SPI mode%%0A10: Dual SPI mode%%0A11: Quad SPI mode"
          },
          "MAS_MODE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "FLASH QSPI is defult in Master mode"
          },
          "QSPI_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Disable QSPI block, 1: Enable QSPI block"
          }
        }
      },
      "FLASH_QSPI_CONTROL1": {
        "Offset": 4,
        "Description": "QSPI Control register 1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000A08",
        "Bits": {
          "DUMMY_END": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Number of QSPI_CLK cycles before Dummy ends for bus turnaround."
          },
          "DUMMY_START": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Number of QSPI_CLK cycles before Dummy starts for bus turnaround. QSPI_IO0-3 needs to be driven by high-Z during dummy period. Dummy counter starts once the first byte data is sent (in Master) or received (in Slave)."
          }
        }
      },
      "FLASH_QSPI_CONTROL2": {
        "Offset": 8,
        "Description": "QSPI Control register 1",
        "Read Mask": "0x00000007",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_POP": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "If AUTO_POP_EN==0 the FW must write this bit to a 1 after reading RX_DATA to increment the RX_FIFO read pointer.  IF AUTO_POP_EN==1, then writing to this bit has no effect."
          },
          "TX_FIFO_RESET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for TX_FIFO, 0: Normal"
          },
          "RX_FIFO_RESET": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for RX_FIFO, 0: Normal"
          },
          "FSM_RESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Active high reset for FSM, 0: Normal"
          }
        }
      },
      "FLASH_QSPI_MAS_CONTROL": {
        "Offset": 12,
        "Description": "QSPI Master Mode Control",
        "Read Mask": "0x000000F3",
        "Write Mask": "0x000000F3",
        "Reset Value": "0x00000020",
        "Bits": {
          "NUM_EXT_CLK": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Send number of extra QSPI_CLK to SLAVE to store the last captured byte to TX_FIFO. Extra QSPI_CLK and QSPI_CS need to be driven in Master mode."
          },
          "SEND_PKT_IS_READ": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Packet that is being sent is for read, 0: Packet that is being sent is for write."
          },
          "SEND_PKT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Start Master FSM to send byte data stored in TX_FIFO. (Core needs to store byte data before this bit is set to '1')"
          }
        }
      },
      "FLASH_QSPI_SLV_CONTROL": {
        "Offset": 16,
        "Description": "QSPI Slave Mode Control",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "RCVD_PKT_IS_READ": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Received packet is for read. 0: Received packet is for write."
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_CONTROL": {
        "Offset": 20,
        "Description": "QSPI TX_FIFO Control",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Byte data stored in this register is transferred to TX_FIFO when TX_FIFO_WR is set."
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW": {
        "Offset": 24,
        "Description": "QSPI TX_FIFO number of bytes to send LSB",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000003",
        "Bits": {
          "TX_FIFO_NUM_BYTES_TO_SEND_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LSB number of bytes to send from TX_FIFO"
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH": {
        "Offset": 28,
        "Description": "QSPI TX_FIFO number of bytes to send MSB",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_TO_SEND_HIGH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes to send from TX_FIFO"
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_WATERMARK_THRESHOLD": {
        "Offset": 32,
        "Description": "QSPI TX_FIFO Almost Empty Threshold",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000008",
        "Bits": {
          "TX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TX_FIFO Watermark threshold level for TFWMI interrupt"
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_UNDERRUN_DATA": {
        "Offset": 36,
        "Description": "QSPI TX_FIFO Underrun Data",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x000000A5",
        "Bits": {
          "TX_FIFO_UR_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000A5",
            "Comment": "This value is sent if TX_FIFO is underrun."
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_TIMER": {
        "Offset": 40,
        "Description": "QSPI TX_FIFO Full timer",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "TX_FIFO_FULL_TIMER": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Timer value for TX_FIFO_FULL flag"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_CONTROL": {
        "Offset": 44,
        "Description": "QSPI RX_FIFO Control",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Byte data read from RX_FIFO is stored in this register when RX_FIFO_RD is set."
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW": {
        "Offset": 48,
        "Description": "QSPI RX_FIFO number of bytes to receive LSB",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000001F",
        "Bits": {
          "RX_FIFO_NUM_BYTES_TO_RCV_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "LSB number of bytes to receive from RX_FIFO"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH": {
        "Offset": 52,
        "Description": "QSPI RX_FIFO number of bytes to receive MSB",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_TO_RCV_HIGH": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes to receive from RX_FIFO"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_WATERMARK_THRESHOLD": {
        "Offset": 56,
        "Description": "QSPI TX_FIFO Almost Empty Threshold",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000004",
        "Bits": {
          "RX_FIFO_WATERMARK_THR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RX_FIFO Watermark threshold level for RFWMI interrupt"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT": {
        "Offset": 60,
        "Description": "QSPI TX_FIFO Full timer",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "RX_FIFO_NOT_EMPTY_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Timer value for RX_FIFO_NOT_EMPTY_TIMEOUT flag"
          }
        }
      },
      "FLASH_QSPI_INTERRUPT_ENABLE": {
        "Offset": 64,
        "Description": "QSPI Interrupt Enable",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFURI Enable"
          },
          "TFNEIE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFNEI Enable"
          },
          "TFWMIE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFWMI Enable"
          },
          "TFFTOIE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFFTOI Enable"
          },
          "TFBSIE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TFBSI Enable"
          },
          "RFORIE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFORI Enable"
          },
          "RFNEIE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNEI Enable"
          },
          "RFNETOIE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Enable"
          },
          "RFWMIE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFWMI Enable"
          },
          "RFBRIE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RFBRI Enable"
          },
          "CSLHIE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSLHI Enable"
          },
          "CSHLIE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CSHLI Enable"
          }
        }
      },
      "FLASH_QSPI_INTERRUPT_CLR": {
        "Offset": 68,
        "Description": "QSPI Interrupt Events",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURIC": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFURI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFNEIC": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFWMIC": {
            "Position": [
              9
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFFTOIC": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFFTOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "TFBSIC": {
            "Position": [
              7
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "TFBSI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFORIC": {
            "Position": [
              6
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFORI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNEIC": {
            "Position": [
              5
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNEI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFNETOIC": {
            "Position": [
              4
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFNETOI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFWMIC": {
            "Position": [
              3
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFWMI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "RFBRIC": {
            "Position": [
              2
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "RFBRI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSLHIC": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSLHI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          },
          "CSHLIC": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "CSHLI Clear. Setting this bit to 1 will generate a pulse and clear the corresponding interrupt."
          }
        }
      },
      "FLASH_QSPI_PAD_CONTROL0": {
        "Offset": 72,
        "Description": "QSPI Pad Control 0",
        "Read Mask": "0x00000177",
        "Write Mask": "0x00000177",
        "Reset Value": "0x00000000",
        "Bits": {
          "FW_PAD_CTRL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: FW pad control, 0: HW pad control"
          },
          "CLK_IE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad input enable"
          },
          "CLK_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad output enable"
          },
          "CLK_OUT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CLK pad output data"
          },
          "CS_IE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad input enable"
          },
          "CS_OE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad output enable"
          },
          "CS_OUT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: CS pad output data"
          }
        }
      },
      "FLASH_QSPI_PAD_CONTROL1": {
        "Offset": 76,
        "Description": "QSPI Pad Control 1",
        "Read Mask": "0x00007777",
        "Write Mask": "0x00007777",
        "Reset Value": "0x00000000",
        "Bits": {
          "IO3_IE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad input enable"
          },
          "IO3_OE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad output enable"
          },
          "IO3_OUT": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO3 pad output data"
          },
          "IO2_IE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad input enable"
          },
          "IO2_OE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad output enable"
          },
          "IO2_OUT": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO2 pad output data"
          },
          "IO1_IE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad input enable"
          },
          "IO1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad output enable"
          },
          "IO1_OUT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO1 pad output data"
          },
          "IO0_IE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad input enable"
          },
          "IO0_OE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad output enable"
          },
          "IO0_OUT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: IO0 pad output data"
          }
        }
      },
      "FLASH_QSPI_INTERRUPT": {
        "Offset": 80,
        "Description": "QSPI Interrupt Events",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TFURI": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO is empty and there is no data byte to send. Sticky status. Needs to be cleared."
          },
          "TFNEI": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO is not empty after packet transmission is finished."
          },
          "TFWMI": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO watermark level is reached. Sticky status. Needs to be cleared."
          },
          "TFFTOI": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO full timer is expired. Sticky status. Needs to be cleared."
          },
          "TFBSI": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TX_FIFO byte data is read and last bit is serialized."
          },
          "RFORI": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO is overrun. Sticky status. Needs to be cleared."
          },
          "RFNEI": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO is not empty when a new packet is received. Sticky status. Needs to be cleared."
          },
          "RFNETOI": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO NOT EMPTY timer is expired. Sticky status. Needs to be cleared."
          },
          "RFWMI": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO watermark is reached."
          },
          "RFBRI": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "RX_FIFO byte data is received and stored in RX_FIFO."
          },
          "CSLHI": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "QSPI_CS Low-to-High transition"
          },
          "CSHLI": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "QSPI_CS High-to-Low transition"
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_LOW": {
        "Offset": 84,
        "Description": "QSPI TX_FIFO Number of bytes LSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_SENT_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH": {
        "Offset": 88,
        "Description": "QSPI TX_FIFO Number of bytes MSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_SENT_HIGH": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes sent from TX_FIFO. This is cleared once a new transfer starts."
          }
        }
      },
      "FLASH_QSPI_TX_FIFO_NUM_BYTES_LEFT": {
        "Offset": 92,
        "Description": "QSPI FIFO Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_FIFO_NUM_BYTES_LEFT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of bytes in TX_FIFO."
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW": {
        "Offset": 96,
        "Description": "QSPI TX_FIFO Number of bytes LSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_RCVD_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LSB number of bytes received from RX_FIFO"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH": {
        "Offset": 100,
        "Description": "QSPI TX_FIFO Number of bytes MSB",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_RCVD_HIGH": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MSB number of bytes received from RX_FIFO"
          }
        }
      },
      "FLASH_QSPI_RX_FIFO_NUM_BYTES_LEFT": {
        "Offset": 104,
        "Description": "QSPI FIFO Status",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RX_FIFO_NUM_BYTES_LEFT": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of data bytes in RX_FIFO."
          }
        }
      },
      "FLASH_QSPI_CONTROL3": {
        "Offset": 108,
        "Description": "QSPI Control register 3",
        "Read Mask": "0x0000007F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x0000001E",
        "Bits": {
          "DPROP_SEL": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPROP signal select"
          },
          "W": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Value of this bit get map to W pin in SIG/DUAL mode. W pin shared with IO2. '1' design will drive value 1 on W pin . '0' design will drive value 0 on W pin. Note: W pin on flash is active low, delault W protection disabled."
          },
          "HOLD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Value of this bit get map to HOLD pin in SIG/DUAL mode.HOLD pin shared with IO3. '1' design will drive value 1 on HOLD pin . '0' design will drive value 0 on HOLD pin. Note: HOLD pin on flash is active low., default HOLD operation disabled."
          },
          "W_OE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Output enable for W (write protect) pin in SIG/DUAL mode. This is tri state buf enable which gets map to qspi_io_oe[2]. '1' W pin on flash get driven by Design. '0' HOLD pin not get driven by design"
          },
          "HOLD_OE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Output enable for HOLD pin in SIG/DUAL mode.This is tri state buf enable which gets map to qspi_io_oe[3]. '1' HOLD pin on flash get driven by Design. '0' HOLD pin not get driven by design"
          },
          "NO_ADDR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This bit to take care of special case when address is not there but data is part of package(other than Instruction). 0: TX package has only instruction OR instruction + Addr + Data 1: TX package as Instruction + data(but no address)"
          }
        }
      }
    },
    "Address": "0x2000E000",
    "Size": 4096
  },
  "CRC16": {
    "Register": {
      "CRC_CONTROL_COMMON": {
        "Offset": 0,
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_RESET_ALL": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Active High reset. This bit is cleared automatically by HW.%%0A1: Reset all CRC blocks"
          }
        }
      },
      "CRC_CONTROL_0": {
        "Offset": 4,
        "Read Mask": "0x00000F05",
        "Write Mask": "0x00000F07",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEL_CRC_ALG_0": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
          },
          "SEL_CH_0": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Select channel 0%%0A1: Select channel 1"
          },
          "SEL_DELAY_CH1_0": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
          },
          "SEL_DELAY_CH0_0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
          },
          "HOLD_0": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Hold CRC calculation"
          },
          "INIT_0": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
          },
          "CLK_EN_0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable crc clock"
          }
        }
      },
      "CRC_INIT_VAL_0": {
        "Offset": 8,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "INIT_VAL_0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "This is used to initialize CRC shift register when INIT is set to 1."
          }
        }
      },
      "CRC_MAN_0": {
        "Offset": 12,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_EN_MAN_0": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
          },
          "DATA_IN_MAN_0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is used to calculate CRC when CRC_EN_MAN is set to 1."
          }
        }
      },
      "CRC_OUT_0": {
        "Offset": 16,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "CRC_OUT_0": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x0000FFFF",
            "Comment": "CRC output for either DATA_IN or DATA_IN_MAN."
          }
        }
      },
      "CRC_CONTROL_1": {
        "Offset": 20,
        "Read Mask": "0x00000F05",
        "Write Mask": "0x00000F07",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEL_CRC_ALG_1": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
          },
          "SEL_CH_1": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Select channel 0%%0A1: Select channel 1"
          },
          "SEL_DELAY_CH1_1": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
          },
          "SEL_DELAY_CH0_1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
          },
          "HOLD_1": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Hold CRC calculation"
          },
          "INIT_1": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
          },
          "CLK_EN_1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable crc clock"
          }
        }
      },
      "CRC_INIT_VAL_1": {
        "Offset": 24,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "INIT_VAL_1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "This is used to initialize CRC shift register when INIT is set to 1."
          }
        }
      },
      "CRC_MAN_1": {
        "Offset": 28,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_EN_MAN_1": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
          },
          "DATA_IN_MAN_1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is used to calculate CRC when CRC_EN_MAN is set to 1."
          }
        }
      },
      "CRC_OUT_1": {
        "Offset": 32,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "CRC_OUT_1": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x0000FFFF",
            "Comment": "CRC output for either DATA_IN or DATA_IN_MAN."
          }
        }
      },
      "CRC_CONTROL_2": {
        "Offset": 36,
        "Read Mask": "0x00000F05",
        "Write Mask": "0x00000F07",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEL_CRC_ALG_2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
          },
          "SEL_CH_2": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Select channel 0%%0A1: Select channel 1"
          },
          "SEL_DELAY_CH1_2": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
          },
          "SEL_DELAY_CH0_2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
          },
          "HOLD_2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Hold CRC calculation"
          },
          "INIT_2": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
          },
          "CLK_EN_2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable crc clock"
          }
        }
      },
      "CRC_INIT_VAL_2": {
        "Offset": 40,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "INIT_VAL_2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "This is used to initialize CRC shift register when INIT is set to 1."
          }
        }
      },
      "CRC_MAN_2": {
        "Offset": 44,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_EN_MAN_2": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
          },
          "DATA_IN_MAN_2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is used to calculate CRC when CRC_EN_MAN is set to 1."
          }
        }
      },
      "CRC_OUT_2": {
        "Offset": 48,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "CRC_OUT_2": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x0000FFFF",
            "Comment": "CRC output for either DATA_IN or DATA_IN_MAN."
          }
        }
      },
      "CRC_CONTROL_3": {
        "Offset": 52,
        "Read Mask": "0x00000F05",
        "Write Mask": "0x00000F07",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEL_CRC_ALG_3": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select CRC-16 algorithm%%0A0: CRC-16-CCITT algorithm%%0A1: CRC-16-IBM algorithm"
          },
          "SEL_CH_3": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Select channel 0%%0A1: Select channel 1"
          },
          "SEL_DELAY_CH1_3": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 1"
          },
          "SEL_DELAY_CH0_3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: Use data_en without delay%%0A1: Select delay version of data_en of channel 0"
          },
          "HOLD_3": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Hold CRC calculation"
          },
          "INIT_3": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Initialize CRC registers with INIT_VAL. This is cleared automatically by HW."
          },
          "CLK_EN_3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable crc clock"
          }
        }
      },
      "CRC_INIT_VAL_3": {
        "Offset": 56,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "INIT_VAL_3": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "This is used to initialize CRC shift register when INIT is set to 1."
          }
        }
      },
      "CRC_MAN_3": {
        "Offset": 60,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CRC_EN_MAN_3": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "1: Calculate CRC with DATA_IN_MAN. This is cleared automatically by HW."
          },
          "DATA_IN_MAN_3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is used to calculate CRC when CRC_EN_MAN is set to 1."
          }
        }
      },
      "CRC_OUT_3": {
        "Offset": 64,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "CRC_OUT_3": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x0000FFFF",
            "Comment": "CRC output for either DATA_IN or DATA_IN_MAN."
          }
        }
      }
    },
    "Address": "0x2000F000",
    "Size": 4096
  },
  "BLOCK_CIPHER": {
    "Register": {
      "XXTEA_CODE0": {
        "Offset": 0,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_01": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          },
          "LSW_00": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          }
        }
      },
      "XXTEA_CODE1": {
        "Offset": 4,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_03": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          },
          "LSW_02": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          }
        }
      },
      "XXTEA_CODE2": {
        "Offset": 8,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_05": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          },
          "LSW_04": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          }
        }
      },
      "XXTEA_CODE3": {
        "Offset": 12,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_07": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          },
          "LSW_06": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "XXTEA block code word"
          }
        }
      },
      "XXTEA_STATUS": {
        "Offset": 16,
        "Defines": "skip",
        "Read Mask": "0x00008002",
        "Write Mask": "0x00008001",
        "Reset Value": "0x00000000",
        "Bits": {
          "MODE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "[15] - Mode select.  0 for decryption, 1 for encryption.  The value after reset is 0.%%0ACan only be updated when Cipher block is idle"
          },
          "WORKING": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "[1] - WORKING bit, write ignored"
          },
          "START": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "[0] - START bit; always read as 0"
          }
        }
      },
      "XXTEA_KEY0": {
        "Offset": 20,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_0A": {
            "Position": [
              16,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          },
          "LSW_09": {
            "Position": [
              0,
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          }
        }
      },
      "XXTEA_KEY1": {
        "Offset": 24,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_0C": {
            "Position": [
              16,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          },
          "LSW_0B": {
            "Position": [
              0,
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          }
        }
      },
      "XXTEA_KEY2": {
        "Offset": 28,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_0E": {
            "Position": [
              16,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          },
          "LSW_0D": {
            "Position": [
              0,
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          }
        }
      },
      "XXTEA_KEY3": {
        "Offset": 32,
        "Read Mask": "0x00000000",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MSW_10": {
            "Position": [
              16,
              31
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          },
          "LSW_0F": {
            "Position": [
              0,
              15
            ],
            "Type": "W",
            "Reset": "0x00000000",
            "Comment": "XXTEA decryption key"
          }
        }
      }
    },
    "Address": "0x20010000",
    "Size": 4096
  },
  "OTP": {
    "Register": {
      "OTP_CTRL": {
        "Offset": 0,
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SOFTRESTART": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Restart to OTP wrapper"
          },
          "SAFE_MODE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "OTP is in safe mode"
          },
          "PD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Power Down"
          },
          "SP": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Serial Parallel Mode (Serial=1, Parallel=0"
          },
          "SOFRESET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Reset to OPT IP"
          }
        }
      },
      "OTP_REG_ADDRESS": {
        "Offset": 4,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000030",
        "Bits": {
          "DAP": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DAP=1, PMC=0"
          },
          "NC": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "REG_OFFSET": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000030",
            "Comment": "Offset address of the OTP register"
          }
        }
      },
      "OTP_WDATA": {
        "Offset": 8,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "Data": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "data to be written"
          }
        }
      },
      "OTP_REG_WR_BYTECOUNT": {
        "Offset": 12,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "BYTECOUNT": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Byte count valid 0=4, 1=1, 2=2, 3=3"
          }
        }
      },
      "OTP_ADDRESS": {
        "Offset": 16,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "OTP_ADDRESS": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Command to be run"
          }
        }
      },
      "OTP_COMMAND": {
        "Offset": 20,
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "auto_inc": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For otp read"
          },
          "reserved": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "CMD": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BOOT_CMD  0   %%0A BIST_CMD  1%%0A PROG_CMD  2%%0A REGRD_CMD 3%%0A REGWR_CMD 4%%0A OTPRD_CMD 5"
          }
        }
      },
      "OTP_INTR_EN": {
        "Offset": 24,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IE_DED": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_DED"
          },
          "IE_SEC": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_SEC"
          },
          "IE_KEYREAD_DONE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_KEYREAD_DONE"
          },
          "IE_RWFSM_WDOG_EXP": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_RWFSM_WDOG_EXP"
          },
          "IE_OTPRD_DONE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_OTPRD_DONE"
          },
          "IE_REGWR_DONE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_REGWR_DONE"
          },
          "IE_REGRD_DONE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_REGRD_DONE"
          },
          "IE_PROG_DONE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_PROG_DONE"
          },
          "IE_BIST_DONE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_BIST_DONE"
          },
          "IE_BOOT_DONE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Interrupt enable for INT_STATUS_BOOT_DONE"
          }
        }
      },
      "OTP_INTR_STATUS": {
        "Offset": 28,
        "Defines": "skip",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IS_DED": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for Double-bit Error Detect. Set when ECC detects an error during read. Cleared by writing 1 to this bit."
          },
          "IS_SEC": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for Single-bit Error Corrected. Set when ECC detects and corrects an error during read. Cleared by writing 1 to this bit."
          },
          "IS_KEYREAD_DONE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for boot-time key read done. Set when OTP wrapper finishes reading the 128-bit key after CPU reset. Cleared by writing 1 to this bit."
          },
          "IS_RWFSM_WDOG_EXP": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for OTP read/write watchdog timeout. Set when the OTP's internal watchdog times out because a REGRD, REGWR, or OTPRD ran too long. Cleared by writing 1 to this bit."
          },
          "IS_OTPRD_DONE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for OTPRD comman done. Set when an OTPRD_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          },
          "IS_REGWR_DONE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for REGWR comman done. Set when a REGWR_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          },
          "IS_REGRD_DONE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for REGRD comman done. Set when a REGRD_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          },
          "IS_PROG_DONE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for PROG comman done. Set when a PROG_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          },
          "IS_BIST_DONE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for BIST comman done. Set when a BIST_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          },
          "IS_BOOT_DONE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flag for BOOT comman done. Set when a BOOT_CMD that was posted to OTP_COMMAND has completed. Cleared by writing 1 to this bit."
          }
        }
      },
      "OTP_STATUS": {
        "Offset": 32,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "BUSY": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Busy"
          },
          "rsvd": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "pass_fail_status": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "[5:4]:%%0A2'b00: Pass%%0A2'b01: PROG FAIL, Soak limit Exceeded%%0A            BIST: FAIL%%0A            BOOT: FAIL%%0A2'b10: PROG: FAIL, Compare Mismatch%%0A            BIST, BOOT: Should not occur%%0A2'b11: Should not occur"
          },
          "Soak_Counter": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "[3:0]:%%0APROG: Lower 4 bits of soak counter%%0ABIST: Lower 4 bits of running address counter%%0ABOOT: Not used"
          }
        }
      },
      "OTP_RDDATA_STATUS": {
        "Offset": 36,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEC_ECC": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Shows whether the most recent OTPRD saw a single-bit error corrected."
          },
          "DED_ECC": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Shows whether the most recent OTPRD saw a double-bit error detected."
          },
          "PARITY": {
            "Position": [
              0,
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "The raw ECC and BRP parity bits from the most recent OTPRD"
          }
        }
      },
      "OTP_RD_DATA": {
        "Offset": 40,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "RDATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read data from OTP after OTPRD or from register after REGRD."
          }
        }
      },
      "OTP_WDT_VAL": {
        "Offset": 44,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80058081",
        "Bits": {
          "VAL": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80058081",
            "Comment": "Watchdog timeout value. Bit 31 = 1 enables the watchdog."
          }
        }
      },
      "OTP_DEBUG_UNLOCK": {
        "Offset": 48,
        "Defines": "safe=Always",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEBUG_UNLOCK": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ETP debug unlock key"
          }
        }
      }
    },
    "Address": "0x20011000",
    "Size": 4096
  },
  "ETP": {
    "Register": {
      "ETP_CTL": {
        "Offset": 0,
        "Description": "ETP Control Register",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000860",
        "Bits": {
          "DBG_OP_MODE": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Debug op mode to chimera_subs"
          },
          "READ_NUM": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Internal read delay ETP clock cycles for read data"
          },
          "SPARE_0": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare bit"
          },
          "DIV_O": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Output divide mode (divide by 1,2,3, or 4)"
          },
          "NO_HALT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "No Halt%%0A1'b0: ETP halts CPU as needed%%0A1'b1: ETP does not halt CPU"
          },
          "DISABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ETP port disable bit"
          },
          "DBG_OP_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED FOR: Debug op enable to chimera_subs"
          },
          "PEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects PMEM/DMEM access mux in NVM space%%0A1'b0: DMEM%%0A1'b1: PMEM"
          },
          "EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ETP port enable bit"
          }
        }
      },
      "ETP_BLRD_LEN": {
        "Offset": 4,
        "Description": "Block Read Length Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "NO_INC_R": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address incremental%%0A1'b0:  auto increment%%0A1'b1:  no auto increment"
          },
          "BLK_LEN_R": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of remaining reads to perform.  The value of 0 indicates a single read.  The value is decremented as the block read progresses until 0 is reached.  This is field is only readable if etp clk is present."
          }
        }
      },
      "ETP_BLWR_LEN": {
        "Offset": 8,
        "Description": "Block Write Length Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "NO_INC_W": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address incremental%%0A1'b0:  auto increment%%0A1'b1:  no auto increment"
          },
          "BLK_LEN_W": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of remaining writes to perform.  The value of 0 indicates a single write.  The value is decremented as the block write progresses until 0 is reached.  This field is only readable if etp clk is present."
          }
        }
      },
      "ETP_IOS": {
        "Offset": 12,
        "Description": "IO Selection Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000331F",
        "Write Mask": "0x0000331F",
        "Reset Value": "0x00001000",
        "Bits": {
          "OUT_SEL1": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Steers internal data out1 to 1 of 4 output pins"
          },
          "OUT_SEL0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Steers internal data out0 to 1 of 4 output pins"
          },
          "IN_MODE": {
            "Position": [
              2,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configures the number of active input pins. 0 to 5. Values can be overriden by mode entry, after that the value becomes read only."
          },
          "OUT_MODE": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configures the number of active output pins.  0 to 2. Values can be overriden by mode entry, after that the value becomes read only."
          }
        }
      },
      "ETP_ATTN": {
        "Offset": 24,
        "Description": "Attention Register",
        "Defines": "ok_for_testing",
        "Read Mask": "0x00008000",
        "Write Mask": "0x00008000",
        "Reset Value": "0x00000000",
        "Bits": {
          "VLD": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Indicates data is valid"
          }
        }
      },
      "ETP_STATUS": {
        "Offset": 28,
        "Description": "ETP Status Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000031F",
        "Write Mask": "0x0000031F",
        "Reset Value": "0x00000000",
        "Bits": {
          "WR_CMD_ERR": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sets if Wrtie Command FIFO overflows. Can be cleared by writing a 1 to this bit field."
          },
          "RD_CMD_ERR": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sets if Read Command fails have valid Read Data available in the Read Data FIFO in time for the ETP output stream. Can be cleared by writing a 1 to this bit field."
          },
          "WR_TRANS_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1'b0: Single writes to ETP_BLWR_LEN, ETP_BLRD_LEN, and ETP_STATUS always to go the register instead of to the debug port. %%0A1'b1: The next%%0A single write will go to the debug port.%%0ACPU non-0 Write overrides ETP Write."
          },
          "BLWR_TRANS_DISABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1'b0: Block Writes are transparently sent to the debug port until the Block Write is complete (ETP_BWR_LEN = 0). %%0A1'b1: Disable Transparent Writes, such that Writes to ETP_BLWR_LEN, ETP_BLRD_LEN and ETP_STATUS always go the register instead of to the debug port.%%0ACPU non-0 Write overrides ETP Write."
          },
          "INCSZ": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address increment size:%%0A0 for increment by 1%%0A1 for increment by 2%%0A2 for increment by 4%%0ACPU non-0 Write overrides ETP Write."
          },
          "DPA": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Drives debug_program_access for debug_interface%%0ACPU non-0 Write overrides ETP Write."
          }
        }
      },
      "ETP_CTL2": {
        "Offset": 32,
        "Description": "ETP Secondary Control Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000007F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TEST_MODE_SCAN_COMP_SW": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If SCAN switch is enabled, then also switch on SCAN Compression attribute (if SCAN Compression is present)."
          },
          "TEST_MODE_SCAN_MULTICHAIN_SW": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If SCAN switch is enabled, then also switch on SCAN Multiple-Chain attribute (if SCAN Multiple-Chain is present; or ignored if SCAN Single-Chain is not present and thus SCAN Multiple-Chain is always present)."
          },
          "TEST_MODE_SCAN_SW": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to SCAN."
          },
          "TEST_MODE_FLASH_SW": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved For: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to OTP Test Mode (if OTP Test Mode is present)."
          },
          "TEST_MODE_EXT_BCLK_SW": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If MBIST or Ext-MBIST switch is enabled, then also switch on Ext-BCLK attribute (if Ext-BCLK is present)."
          },
          "TEST_MODE_EXT_MBIST_SW": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to Ext-MBIST (if Ext-MBIST is present)."
          },
          "TEST_MODE_MBIST_SW": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to MBIST."
          }
        }
      },
      "ETP_CTL3": {
        "Offset": 36,
        "Description": "ETP Tertiary Control Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x00000013",
        "Write Mask": "0x00000013",
        "Reset Value": "0x00000000",
        "Bits": {
          "XTRIG_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug Mode Multi-Core Cross Trigger Enable:%%0A0: Disable%%0A1: Enable"
          },
          "DEBUG_CORE_SEL": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug Mode Multi-Core Cross Trigger Select:%%0A0: Select Core0%%0A1: Select Core1%%0A2: Reserved%%0A3: Reserved"
          }
        }
      },
      "ETP_CTL4": {
        "Offset": 40,
        "Description": "ETP 32-bit Mode Control Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "READ_NUM_EXT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Counter most-significant extention bits for Internal read delay ETP clock cycles for read data."
          }
        }
      },
      "ETP_HI_PAGE_ADDR": {
        "Offset": 44,
        "Description": "ETP High Page Address Register. On ETP Writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x2E, in order to access this register, no matter the value of the HI_PAGE_ADDR.",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00002001",
        "Bits": {
          "HI_PAGE_ADDR_ALIAS": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
          },
          "HI_PAGE_ADDR": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00002001",
            "Comment": "ETP Bridge will combine HI_PAGE_ADDR[31:16] as the upper 16-bits with the incoming etp_addr[15:0] as the lower 16-bits to form the address[31:0] to access the CPU-CORE BUS MATRIX."
          }
        }
      },
      "ETP_HI_WR_DATA": {
        "Offset": 48,
        "Description": "ETP High Write Data Register. On ETP Writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x32, in order to access this register, no matter the value of the HI_PAGE_ADDR.",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HI_WR_DATA_ALIAS": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
          },
          "HI_WR_DATA": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ETP/CPU-CORE Bridge on ETP Writes will combine HI_WR_DATA[15:0] as the upper 16-bits with the incoming etp_data[15:0] as the lower 16-bits to form the write data[31:0] to the CORE BUS MATRIX."
          }
        }
      },
      "ETP_HI_RD_DATA": {
        "Offset": 52,
        "Description": "ETP High Read Data Register. On ETP Halfword writes/Reads, set the etp_addr[1:0] bits to 2'b10, i.e., use etp_addr[7:0] offset 0x36, in order to access this register, no matter the value of the HI_PAGE_ADDR.",
        "Defines": "safe=Always, skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "HI_RD_DATA_ALIAS": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Address offset alias of lower half-word. Halfword writes/reads data to/from lower-half-word of the register."
          },
          "HI_RD_DATA": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ETP/CPU-CORE Bridge on ETP Reads will distribute the upper 16-bits of ETP Read Data to HI_RD_DATA[15:0] with the lower 16-bits of outgoing etp_data[15:0] when reading data[31:0] from the CPU-CORE BUS MATRIX."
          }
        }
      }
    },
    "Address": "0x20012000",
    "Size": 4096
  },
  "SYSMISC": {
    "Register": {
      "SYSMISC_TEST_MODE_STATUS": {
        "Offset": 0,
        "Description": "TEST_MODE Pin Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "TEST_MODE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Reads the value of the TEST_MODE pin.",
            "Defines": "iport=test_mode_i"
          }
        }
      },
      "SYSMISC_TEST_MODE": {
        "Offset": 4,
        "Description": "Miscellaneous Control and Status Register",
        "Read Mask": "0x0000FCFF",
        "Write Mask": "0x0000C0FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SER_PROG_NO_HALT": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Serial Programming No Halt. Note: FW is only allowed to set SER_PROG_NO_HALT. Once set FW may never unset SER_PROG_NO_HALT.%%0A1: Disable Halt-on-Reset to allow the CPU to fetch instructions.%%0A0: Enable Halt-on-Reset to prevent the CPU from fetching its first instructions when SER_PROG Test Mode is activated prior to the CPU coming out of reset.",
            "Defines": "skip"
          },
          "SER_PROG_PP_MODE": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Serial Programming Mode SDA Push-Pull Output Mode.%%0A1: Use Push-Pull for SDA output%%0A0: Use Open-Drain or Psuedo-Open-Drain for SDA output.",
            "Defines": "skip"
          },
          "DEBUG_SER_PROG_MODE": {
            "Position": [
              11,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Set when EITHER Serial Programming Mode or Debug Mode are enabled.  See SER_PROG_MODE to distinguish between serial programming and debug modes.%%0A3'b010: GPIO A3/2-MODE ; %%0A3'b100: A6/5-MODE ;%%0AOthers: NA",
            "Defines": "skip_reset_regtest"
          },
          "SER_PROG_MODE": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Set if in ANY serial programming mode via mode-entry",
            "Defines": "skip_reset_regtest"
          },
          "TEST_MODE_SCAN_COMP_SW": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If SCAN switch is enabled, then also switch on SCAN Compression attribute (if SCAN Compression is present)",
            "Defines": "skip"
          },
          "TEST_MODE_SCAN_MULTICHAIN_SW": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If SCAN switch is enabled, then also switch on SCAN Multiple-Chain attribute (if SCAN Multiple-Chain is present; or ignored if SCAN Single-Chain is not present and thus SCAN Multiple-Chain is always present).",
            "Defines": "skip"
          },
          "TEST_MODE_SCAN_SW": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to SCAN Test Mode",
            "Defines": "skip"
          },
          "TEST_MODE_OTP_SW": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to OTP Test Mode (if OTP Test Mode is present).",
            "Defines": "skip"
          },
          "TEST_MODE_EXT_BCLK_SW": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If MBIST or Ext-MBIST switch is enabled, then also switch on Ext-BCLK attribute (if Ext-BCLK is present).",
            "Defines": "skip"
          },
          "TEST_MODE_EXT_MBIST_SW": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP P or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to Ext-MBIST (if Ext-MBIST is present).",
            "Defines": "skip"
          },
          "TEST_MODE_MBIST_SW": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for: If ETP or if present, SER_PROG test mode is enabled, switch from ETP/SER_PROG to MBIST Test Mode.",
            "Defines": "skip"
          },
          "LFSR_UNLK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit to unlock LFSR to switch mode. This feature is reserved."
          }
        }
      },
      "SYSMISC_DEBUG_CFG": {
        "Offset": 8,
        "Description": "Debug Configurations Registers",
        "Defines": "skip",
        "Read Mask": "0x00000707",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEBUG_ACTIVE_THIRD": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "1 if the THIRD debug port is activated"
          },
          "DEBUG_ACTIVE_GPIO": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "1 if the GPIO debug port is activated"
          },
          "DEBUG_ACTIVE_MAIN": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "1 if the MAIN debug port is activated"
          },
          "DEBUG_SENS_THIRD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable run-time activation of the THIRD debug ports"
          },
          "DEBUG_SENS_GPIO": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable run-time activation of the GPIO debug ports"
          },
          "DEBUG_SENS_MAIN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable run-time activation of the MAIN debug ports"
          }
        }
      },
      "SYSMISC_DEBUG_BREAK": {
        "Offset": 12,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEBUG_SOFT_BREAK_STATE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Legacy Register and Register Field. Not used for RISCV CPU Debug Soft Break Function/Status (use RISCV-JTAG-Debug-Module related registers instead). When this bit is set to '1', it allows RISCV Subsystem WDT to be disabled when WDT_LIMIT is programmed to the freeze value"
          }
        }
      },
      "SYSMISC_DPROBE_CTL1": {
        "Offset": 20,
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DPROBE_SWAP": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Swap dprobe [7:4] <-> [3:0]"
          },
          "DPROBE_EN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable DPROBE signal output on GPIO[TBD7:TBD0]"
          }
        }
      },
      "SYSMISC_DPROBE_CTL2": {
        "Offset": 24,
        "Read Mask": "0x00008F8F",
        "Write Mask": "0x00008F8F",
        "Reset Value": "0x00000000",
        "Bits": {
          "DPROBE_MUX_FLIP_HIGH": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flip dprobe [7:6] <-> [5:4]"
          },
          "DPROBE_BLK_SEL_HIGH": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select block for dprobe[7:4]%%0A0000: dprobe_block_aon%%0A0001: dprobe_block_tbd%%0A0010: dprobe_block_tbd%%0A0011: dprobe_block_tbd%%0A0100: dprobe_block_tbd%%0AOthers: Reserved"
          },
          "DPROBE_MUX_FLIP_LOW": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flip dprobe [3:2] <-> [1:0]"
          },
          "DPROBE_BLK_SEL_LOW": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select block for dprobe[3:0]%%0A0000: dprobe_block_aon%%0A0001: dprobe_block_tbd%%0A0010: dprobe_block_tbd%%0A0011: dprobe_block_tbd%%0A0100: dprobe_block_tbd%%0AOthers: Reserved"
          }
        }
      },
      "SYSMISC_DMON_CTL": {
        "Offset": 28,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "DMON_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When enabled, the dmon signal will become active on LED1_GPIO4"
          }
        }
      },
      "SYSMISC_MEM_CTL1": {
        "Offset": 32,
        "Description": "Memory Control1 Register",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00007FFF",
        "Reset Value": "0x00000800",
        "Bits": {
          "DTIM_MEM_CTL": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for DTIM RAMs; %%0ADTIM_RAM_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
          }
        }
      },
      "SYSMISC_MEM_CTL2": {
        "Offset": 36,
        "Description": "Memory Control2 Register",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x00000800",
        "Bits": {
          "ITIM_ROM_MEM_CTL": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Memory control bits for ITIM ROM;%%0AITIM_ROM_MEM_CTL[14:0] %%0ABit 0 = TEST1; Bit 3 = RME; %%0ABit 7:4= RM;%%0AOther bits not used",
            "Defines": "oport=rom_ctl[14:0], oport_path=i_riscv_cpu_subs.i_itim_mem_wrapper.itim_rom"
          },
          "ITIM_RAM_MEM_CTL": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for ITIM RAMs; %%0AITIM_RAM_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
          }
        }
      },
      "SYSMISC_MEM_CTL3": {
        "Offset": 40,
        "Description": "Memory Control3 Register",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x08000800",
        "Bits": {
          "BRANCH_BASE_MEM_CTL": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for Branch predictor base RAM;%%0ABRANCH_BASE_MEM_CTL[14:0]%%0ASame bit arrangement as ITIM_RAM_MEM_CTL;%%0AECO_03 UPDATE also applies here"
          },
          "BRANCH_TAG_MEM_CTL": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for Branch predictor tag RAM;%%0ABRANCH_TAG_MEM_CTL[14:0]%%0ASame bit arrangement as ITIM_RAM_MEM_CTL%%0AECO_03 UPDATE also applies here"
          }
        }
      },
      "SYSMISC_MEM_CTL4": {
        "Offset": 44,
        "Description": "Memory Control4 Register",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x08000800",
        "Bits": {
          "DISP_RF1P_MEM_CTL": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for DISPLAY_TOP rf1p;%%0ADISP_RF1P_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM; %%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
          },
          "DISP_SRAM1P_MEM_CTL": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000800",
            "Comment": "Memory control bits for DISPLAY_TOP sram1p;%%0ADISP_SRAM1P_MEM_CTL[14:0]%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit 3 = RME; %%0ABit 7:4= RM;%%0ABit 9:8 = RA; Bit 11:10 = WA (default '10'); %%0ABit 14:12 = WPULSE%%0AECO_03 UPDATE: On reg write, Bit[11:10] = WA[0:1]; On reg read, Bit[11:10] = WA[1:0]"
          }
        }
      },
      "SYSMISC_MEM_CTL5": {
        "Offset": 48,
        "Description": "Memory Control5 Register",
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00080000",
        "Bits": {
          "EDP_RF2P_MEM_CTL": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00080000",
            "Comment": "Memory control bits for EDP_TOP rf2p %%0A(NOT USED in SB7900 A0)%%0ABit 0 = TEST1A; Bit 1 = TEST1B; Bit 2 = TEST_RNMA; %%0ABit 4 = RMEA; Bit 5 = RMEB; %%0ABit 11:8 = RMA; Bit 15:12 = RMB%%0ABit 17:16 = RA; Bit 19:18 = WA (default '10'); %%0ABit 22:20 = WPULSE;"
          }
        }
      },
      "SYSMISC_MEM_CTL6": {
        "Offset": 52,
        "Description": "Memory Control6 Register",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00007FFF",
        "Reset Value": "0x00000400",
        "Bits": {
          "EDP_RF2PU_MEM_CTL": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000400",
            "Comment": "Memory control bits for EDP_TOP rf2pu;%%0A(NOT USED in SB7900 A0)%%0ABit 0 = TEST1; Bit 1 = TEST_RNM; Bit2 = TESTRWM; Bit 3 = RME; %%0ABit 7:4= RM; %%0ABit 9:8 = RA; Bit 11:10 = WA (default '01'); %%0ABit 14:12 = WPULSE"
          }
        }
      },
      "SYSMISC_WDT_CTL": {
        "Offset": 64,
        "Description": "Watchdog Timer Control Register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "WDT_LIMIT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "Holds the desired WDT timeout period in number of LSO cycle periods.",
            "Defines": "skip_regtest"
          }
        }
      },
      "SYSMISC_WDT_CFG": {
        "Offset": 68,
        "Description": "Watchdog Timer Configuration Register",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEBUG_HALT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = clear and pause watchdog when CPU halts for debug%%0A0 = do not pause;"
          },
          "SLEEP_HALT": {
            "Position": [
              0,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0x421B9A6 = clear and pause watchdog when the system is in SLEEP or HIBERNATE mode%%0A0xB9A60B9 = clear and pause watchdog unconditionally%%0AAny other value = do not pause"
          }
        }
      },
      "SYSMISC_WDT_CLR": {
        "Offset": 72,
        "Description": "Watchdog Timer Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "WDT_CLR": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write %%E2%%80%%981%%E2%%80%%99 to this bit will clear the watchdog count to 0x0"
          }
        }
      },
      "SYSMISC_CFG": {
        "Offset": 96,
        "Description": "SYSMISC Config Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000001",
        "Bits": {
          "SYS_PERMISSION_CHECK_DISABLE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "System permission check disable;%%0AWhen set to '1', it disables permission check on AHB and APB accesses;This should be cleared to '0' during normal operation"
          }
        }
      },
      "SYSMISC_INT_STATUS": {
        "Offset": 128,
        "Description": "SYS_MISC Interrupt Status Register",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_INT_FLAG": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IVMON interrupt flag; This is a global combined interrupt status for IVMON. Details are shown in IVMON_INT_STATUS register; interrupt enable and interrupt clear are handled by IVMON_INT_EN and IVMON_INT_STATUS_CLEAR registers"
          },
          "DTIM_STARVE_INT_FLAG": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DTIM starvation interrupt flag"
          },
          "MEM_PARITY_INT_FLAG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Memories parity interrupt flag"
          }
        }
      },
      "SYSMISC_INT_CLEAR": {
        "Offset": 132,
        "Description": "SYS_MISC Interrupt Clear Register",
        "Read Mask": "0x00000000",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "DTIM_STARVE_INT_CLR": {
            "Position": [
              1
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "DTIM starvation interrupt clear"
          },
          "MEM_PARITY_INT_CLR": {
            "Position": [
              0
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Memories parity interrupt clear"
          }
        }
      },
      "SYSMISC_INT_EN": {
        "Offset": 136,
        "Description": "SYS_MISC Interrupt Enables Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "DTIM_STARVE_IEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DTIM starvation interrupt enable"
          },
          "MEM_PARITY_IEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Memories parity interrupt enable"
          }
        }
      },
      "SYSMISC_SW0_INT": {
        "Offset": 144,
        "Description": "Software Interrupt 0 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SW0_INT": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Software interrupt 0;%%0AWriting any non-zero values will trigger the SW0_INT interrupt; Writing 0 will clear the interrupt interrupt.",
            "Defines": "skip_regtest"
          }
        }
      },
      "SYSMISC_SW1_INT": {
        "Offset": 148,
        "Description": "Software Interrupt 1 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SW1_INT": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Software interrupt 1; %%0AWriting any non-zero values will trigger the SW1_INT interrupt; Writing 0 will clear the interrupt interrupt.",
            "Defines": "skip_regtest"
          }
        }
      },
      "SYSMISC_MEM_ERROR_STATUS": {
        "Offset": 160,
        "Description": "Memory Error Status Register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ITIM_PARITY_ERROR": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Indicates if ITIM had parity error",
            "Defines": "addr_decode_only"
          },
          "DTIM_PARITY_ERROR": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Indicates which DTIM bank had parity error",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SYSMISC_MEM_CFG": {
        "Offset": 164,
        "Description": "Memory Miscellaneous Control Register",
        "Defines": "skip_regtest",
        "Read Mask": "0xF03F0003",
        "Write Mask": "0xF03F0003",
        "Reset Value": "0x00000000",
        "Bits": {
          "DTIM_FAST_WRITE_MODE": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = allow firmware to write to all 8 banks simultaneously; %%0AWhen set to '1' and FW write to a memory location, the same data will be written to all 8 DTIM banks simultaneously"
          },
          "DTIM_BANK_REMAP": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = 2 regions of 4 interleaving banks%%0A0 = 1 region of 8 interleaving banks"
          },
          "DTIM_ARB_MODE": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DTIM arbitration mode:%%0A0 = CPU > DMA_A > DMA_B > Hydra %%0A1 = CPU > DMA_B > DMA_A > Hydra%%0AOther values are reserved for future use"
          },
          "PARITY_BYPASS_MODE_ENABLE": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = bypass parity generation and detection. When in pairty bypass mode, PARITY_WRITE_VAL and PARITY_READ_VAL registers are used"
          },
          "PARITY_BYPASS_MEM": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls which memory is put in parity bypass mode. %%0A0 = DTIM. %%0A1 = ITIM%%0AOther values are reserved for future use"
          },
          "ITIM_PARITY_DETECT_DISABLE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ITIM parity error detection disable%%0A1 = Disable parity error detection"
          },
          "DTIM_PARITY_DETECT_DISABLE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DTIM parity error detection disable%%0A1 = Disable parity error detection"
          }
        }
      },
      "SYSMISC_MEM_ERROR_INFO": {
        "Offset": 176,
        "Description": "Memory Error Information Register",
        "Read Mask": "0xFF07FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ERROR_PARITY_VAL": {
            "Position": [
              28,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of RAM parity bits when the first parity error occurred"
          },
          "ERROR_MEM": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates which memory encountered the first parity error;%%0A0 = DTIM%%0A1 = ITIM%%0AOther values are not used"
          },
          "ERROR_ADDR": {
            "Position": [
              0,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates the address that has error when error occurs. If more than 1 bank has error in the same cycle, this signal indicates the address of the lowest numbered bank"
          }
        }
      },
      "SYSMISC_MEM_ERROR_DATA1": {
        "Offset": 180,
        "Description": "Memory Error Data1 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ERROR_RDATA1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of RAM read data bit 31:0 when the first parity error occurred"
          }
        }
      },
      "SYSMISC_MEM_ERROR_DATA2": {
        "Offset": 184,
        "Description": "Memory Error Data2 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ERROR_RDATA2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of RAM read data bit 63:32 when the first parity error occurred"
          }
        }
      },
      "SYSMISC_PARITY_WRITE_VAL": {
        "Offset": 192,
        "Description": "Parity Write Value Register",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "PARITY_WRITE_VAL": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used in parity bypass mode as parity value being written to the RAM. For ITIM, only bit 0 is being used. For DTIM, this 4-bit write value is used for the 4 parity bits of the SRAM bank that is accessed."
          }
        }
      },
      "SYSMISC_PARITY_READ_VAL": {
        "Offset": 196,
        "Description": "Parity Read Value Register",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "PARITY_READ_VAL": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Used in parity bypass mode capturing the parity value being read from SRAM. For ITIM, only bit 0 is used. For DTIM, this 32-bit read value corresponds to 4 parity bit values of the SRAM bank that was most recently accessed"
          }
        }
      },
      "SYSMISC_DTIM_STARVE_CFG": {
        "Offset": 200,
        "Description": "DTIM Starvation Configurations Register",
        "Read Mask": "0x00000071",
        "Write Mask": "0x00000071",
        "Reset Value": "0x00000060",
        "Bits": {
          "STARVE_THRESHOLD": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "Threshold value for a starvation event. When a bus master gets NACK continuously for this number of times, it will be counted as starvation event%%0A0 = 16 times%%0A1 = 32 times%%0A2 = 64 times%%0A3 = 128 times%%0A4 = 256 times%%0A5 = 512 times%%0A6 = 1024 times%%0AOther values are reserved"
          },
          "STARVE_DETECT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DTIM starvation detection enable"
          }
        }
      },
      "SYSMISC_DTIM_STARVE_STATUS": {
        "Offset": 204,
        "Description": "DTIM Starvation Status Register",
        "Defines": "skip_regtest",
        "Read Mask": "0x03FF00FF",
        "Write Mask": "0x03FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "STARVE_MAX_DURATION": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "10-bit value indicating the longest starvation ever occurred. This value is only valid when DTIM_STARVE_DETECT_EN is 1 and when the starvation count ever  exceeds the DTIM_STARVE_THRESHOLD%%0ACounts up to 1023;%%0AAny write to this field will clear the value to 0",
            "Defines": "addr_decode_only"
          },
          "STARVE_EVENT_COUNT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of times that starvation event occurred. This counter is incremented that each time one of the starvation monitor hits the threshold. %%0AAny write to this field will clear the value to 0",
            "Defines": "addr_decode_only"
          }
        }
      },
      "SYSMISC_MASK_REV": {
        "Offset": 256,
        "Description": "Mask Revision Register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00005000",
        "Bits": {
          "MASK_REV": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00005000",
            "Comment": "Mask Revision",
            "Defines": "iport=mask_rev[15:0]"
          }
        }
      },
      "SYSMISC_METAL_OPT": {
        "Offset": 260,
        "Description": "Metal Option Register",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "METAL_OPT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Metal Option",
            "Defines": "iport=metal_opt[3:0]"
          }
        }
      },
      "SYSMISC_MONITOR": {
        "Offset": 264,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_I2C_SEL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "0: Select Display SPI, 1: Select Display I2C",
            "Defines": "iport=disp_i2c_sel"
          }
        }
      },
      "SYSMISC_LOTID0": {
        "Offset": 272,
        "Description": "LOT ID 0 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LOTID0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LOT ID 0"
          }
        }
      },
      "SYSMISC_LOTID1": {
        "Offset": 276,
        "Description": "LOT ID 1 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LOTID1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LOT ID 1"
          }
        }
      },
      "SYSMISC_LOTID2": {
        "Offset": 280,
        "Description": "LOT ID 2 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LOTID2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LOT ID 2"
          }
        }
      },
      "SYSMISC_LOTID3": {
        "Offset": 284,
        "Description": "LOT ID 3 Register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LOTID3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LOT ID 3"
          }
        }
      },
      "SYSMISC_SPARE_OUT": {
        "Offset": 304,
        "Description": "Spare Outputs Register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000F0F0",
        "Bits": {
          "SPARE_OUT_VDD08_TO_VDD18": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000F0",
            "Comment": "Spare bits coming from VDD08 domain, level shifted to VDD18 on analog side",
            "Defines": "oport=o_reg_spare_out_vdd08_to_vdd18[7:0]"
          },
          "SPARE_OUT_VDD08": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000F0",
            "Comment": "spare bits coming from VDD08 domain, buffered 0.8V",
            "Defines": "oport=o_reg_spare_out_vdd08[7:0]"
          }
        }
      },
      "SYSMISC_SPARE_IN": {
        "Offset": 308,
        "Description": "Spare Inputs Register",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x000000F0",
        "Bits": {
          "SPARE_IN_VDD08": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x000000F0",
            "Comment": "Connect to spare_in_vdd08[7:0] input port for spare analog status in VDD08 domain, level shifted from 1.8V",
            "Defines": "iport=i_spare_in_vdd08[7:0]"
          }
        }
      },
      "SYSMISC_LVDS_PLL_L_CTRL_0": {
        "Offset": 320,
        "Description": "LVDS PLL Left Control register 0",
        "Defines": "alt_reset=pclk_l2_rst_n, skip_regtest",
        "Read Mask": "0x0333FF3F",
        "Write Mask": "0x0333FF3F",
        "Reset Value": "0x01000034",
        "Bits": {
          "LVDS_PLL_L_OUTDIV": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Output clock divider control (also aplied to feedback path)00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_l_outdiv[1:0]"
          },
          "LVDS_PLL_L_FBDIV": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Additional feedback clock divider control (/7 always present)00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_l_fbdiv[1:0]"
          },
          "LVDS_PLL_L_REFDIV": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reference clock divider control00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_l_refdiv[1:0]"
          },
          "LVDS_PLL_L_TESTSEL": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the outputs that will be sent to test pads0000: No test output0001: FB clock on Vtest digital0010: Vctrl on Vtest analog0100: Vreg on Itest1000: 50uA on Itest"
          },
          "LVDS_PLL_L_VREG_RTRIM": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regulator resistor trim - use main BGR value",
            "Defines": "oport=lvds_pll_l_vreg_rtrim[3:0]"
          },
          "LVDS_PLL_L_BTMCLK_PD": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for bottom-side LVDS TX BITCLK and PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_pll_l_btmclk_pd"
          },
          "LVDS_PLL_L_TOPCLK_PD": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for top-side LVDS TX BITCLK and PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_pll_l_topclk_pd"
          },
          "LVDS_PLL_L_VREG_BYP": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Charge pump regulator bypass0: Enable regulator1: Bypass regualtor",
            "Defines": "oport=lvds_pll_l_vreg_byp"
          },
          "LVDS_PLL_L_QPMP2_PD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for 2nd charge pump1'b0: Power up1'b1: Power down",
            "Defines": "oport=lvds_pll_l_qpmp2_pd"
          },
          "LVDS_PLL_L_RSTB": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL reset - active low1'b0: Reset asserted1'b1: Reset released",
            "Defines": "oport=lvds_pll_l_rstb"
          },
          "LVDS_PLL_L_IREF_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable reference current for PLL. Equivalent to power up signal.0: Power down1: Power up",
            "Defines": "oport=lvds_pll_l_iref_en"
          }
        }
      },
      "SYSMISC_LVDS_PLL_L_CTRL_1": {
        "Offset": 324,
        "Description": "LVDS PLL Left Control register 1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0xFFC7FF1F",
        "Write Mask": "0xFFC7FF1F",
        "Reset Value": "0x00063213",
        "Bits": {
          "LVDS_PLL_L_DLYCTRL": {
            "Position": [
              22,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CLOCK DELAY control register",
            "Defines": "oport=lvds_pll_l_dlyctrl[9:0]"
          },
          "LVDS_PLL_L_LPF_RSEL": {
            "Position": [
              14,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000018",
            "Comment": "LPF resistor selection10000: 2.049K01000: 1.858K00001: 1.668K00101: 1.444K00011: 1.232K00111: 1.105K10001: 0.919K10101: 0.847K11110: 0.751K01111: 0.693K11001: 0.615K11111: 0.518K",
            "Defines": "oport=lvds_pll_l_lpf_rsel[4:0]"
          },
          "LVDS_PLL_L_LPF2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Selects cap-mult LPF implmentation",
            "Defines": "oport=lvds_pll_l_lpf2_en"
          },
          "LVDS_PLL_L_QPMP2_CTRL": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000012",
            "Comment": "Qpump2 current - see table for Qpump current",
            "Defines": "oport=lvds_pll_l_qpmp2_ctrl[4:0]"
          },
          "LVDS_PLL_L_QPMP_CTRL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000013",
            "Comment": "Qpump currentValues below for bit[4]=0For bit[4]=1, scale by 0.8xbit[3:0]: Iqp0000: 0.00uA0001: 6.25uA0010: 12.5uA0011: 18.75uA0100: 25.00uA0101: 31.25uA0110: 37.50uA0111: 43.75uA1000: 50.00uA1001: 56.25uA1010: 62.50uA1011: 68.75uA1100: 70.00uA1101: 81.25uA1110: 87.50uA1111: 93.75uA",
            "Defines": "oport=lvds_pll_l_qpmp_ctrl[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_PLL_R_CTRL_0": {
        "Offset": 328,
        "Description": "LVDS PLL Left Control register 0",
        "Defines": "alt_reset=pclk_l2_rst_n, skip_regtest",
        "Read Mask": "0x0333FF3F",
        "Write Mask": "0x0333FF3F",
        "Reset Value": "0x01000034",
        "Bits": {
          "LVDS_PLL_R_OUTDIV": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Output clock divider control (also aplied to feedback path)00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_r_outdiv[1:0]"
          },
          "LVDS_PLL_R_FBDIV": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Additional feedback clock divider control (/7 always present)00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_r_fbdiv[1:0]"
          },
          "LVDS_PLL_R_REFDIV": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reference clock divider control00: /101: /210: /411: /8",
            "Defines": "oport=lvds_pll_r_refdiv[1:0]"
          },
          "LVDS_PLL_R_TESTSEL": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the outputs that will be sent to test pads0000: No test output0001: FB clock on Vtest digital0010: Vctrl on Vtest analog0100: Vreg on Itest1000: 50uA on Itest"
          },
          "LVDS_PLL_R_VREG_RTRIM": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regulator resistor trim - use main BGR value",
            "Defines": "oport=lvds_pll_r_vreg_rtrim[3:0]"
          },
          "LVDS_PLL_R_BTMCLK_PD": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for bottom-side LVDS TX BITCLK and PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_pll_r_btmclk_pd"
          },
          "LVDS_PLL_R_TOPCLK_PD": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for top-side LVDS TX BITCLK and PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_pll_r_topclk_pd"
          },
          "LVDS_PLL_R_VREG_BYP": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Charge pump regulator bypass0: Enable regulator1: Bypass regualtor",
            "Defines": "oport=lvds_pll_r_vreg_byp"
          },
          "LVDS_PLL_R_QPMP2_PD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for 2nd charge pump1'b0: Power up1'b1: Power down",
            "Defines": "oport=lvds_pll_r_qpmp2_pd"
          },
          "LVDS_PLL_R_RSTB": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL reset - active low1'b0: Reset asserted1'b1: Reset released",
            "Defines": "oport=lvds_pll_r_rstb"
          },
          "LVDS_PLL_R_IREF_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable reference current for PLL. Equivalent to power up signal.0: Power down1: Power up",
            "Defines": "oport=lvds_pll_r_iref_en"
          }
        }
      },
      "SYSMISC_LVDS_PLL_R_CTRL_1": {
        "Offset": 332,
        "Description": "LVDS PLL Left Control register 1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0xFFC7FF1F",
        "Write Mask": "0xFFC7FF1F",
        "Reset Value": "0x00063213",
        "Bits": {
          "LVDS_PLL_R_DLYCTRL": {
            "Position": [
              22,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CLOCK DELAY control register",
            "Defines": "oport=lvds_pll_r_dlyctrl[9:0]"
          },
          "LVDS_PLL_R_LPF_RSEL": {
            "Position": [
              14,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000018",
            "Comment": "LPF resistor selection10000: 2.049K01000: 1.858K00001: 1.668K00101: 1.444K00011: 1.232K00111: 1.105K10001: 0.919K10101: 0.847K11110: 0.751K01111: 0.693K11001: 0.615K11111: 0.518K",
            "Defines": "oport=lvds_pll_r_lpf_rsel[4:0]"
          },
          "LVDS_PLL_R_LPF2_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Selects cap-mult LPF implmentation",
            "Defines": "oport=lvds_pll_r_lpf2_en"
          },
          "LVDS_PLL_R_QPMP2_CTRL": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000012",
            "Comment": "Qpump2 current - see table for Qpump current",
            "Defines": "oport=lvds_pll_r_qpmp2_ctrl[4:0]"
          },
          "LVDS_PLL_R_QPMP_CTRL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000013",
            "Comment": "Qpump currentValues below for bit[4]=0For bit[4]=1, scale by 0.8xbit[3:0]: Iqp0000: 0.00uA0001: 6.25uA0010: 12.5uA0011: 18.75uA0100: 25.00uA0101: 31.25uA0110: 37.50uA0111: 43.75uA1000: 50.00uA1001: 56.25uA1010: 62.50uA1011: 68.75uA1100: 70.00uA1101: 81.25uA1110: 87.50uA1111: 93.75uA",
            "Defines": "oport=lvds_pll_r_qpmp_ctrl[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_PD_CTRL": {
        "Offset": 336,
        "Description": "LVDS TX A powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXA_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txa_lane4_oe"
          },
          "LVDS_TXA_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txa_lane3_oe"
          },
          "LVDS_TXA_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txa_lane2_oe"
          },
          "LVDS_TXA_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txa_lane1_oe"
          },
          "LVDS_TXA_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txa_lane0_oe"
          },
          "LVDS_TXA_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txa_clkpt_pd"
          },
          "LVDS_TXA_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txa_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXA_TX_CTRL": {
        "Offset": 340,
        "Description": "LVDS TX A port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane4_bitclkedge_sel"
          },
          "LVDS_TXA_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane3_bitclkedge_sel"
          },
          "LVDS_TXA_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane2_bitclkedge_sel"
          },
          "LVDS_TXA_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane1_bitclkedge_sel"
          },
          "LVDS_TXA_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane0_bitclkedge_sel"
          },
          "LVDS_TXA_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane4_pclkedge_sel"
          },
          "LVDS_TXA_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane3_pclkedge_sel"
          },
          "LVDS_TXA_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane2_pclkedge_sel"
          },
          "LVDS_TXA_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane1_pclkedge_sel"
          },
          "LVDS_TXA_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txa_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_0": {
        "Offset": 344,
        "Description": "LVDS TX A Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXA_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txa_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXA_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txa_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXA_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txa_lane0_termctl_p[4:0]"
          },
          "LVDS_TXA_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txa_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_1": {
        "Offset": 348,
        "Description": "LVDS TX A Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txa_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_2": {
        "Offset": 352,
        "Description": "LVDS TX A Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txa_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_0": {
        "Offset": 356,
        "Description": "LVDS TX A Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXA_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txa_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXA_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txa_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXA_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txa_lane1_termctl_p[4:0]"
          },
          "LVDS_TXA_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txa_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_1": {
        "Offset": 360,
        "Description": "LVDS TX A Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txa_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_2": {
        "Offset": 364,
        "Description": "LVDS TX A Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txa_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_0": {
        "Offset": 368,
        "Description": "LVDS TX A Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXA_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txa_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXA_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txa_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXA_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txa_lane2_termctl_p[4:0]"
          },
          "LVDS_TXA_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txa_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_1": {
        "Offset": 372,
        "Description": "LVDS TX A Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txa_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_2": {
        "Offset": 376,
        "Description": "LVDS TX A Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txa_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_0": {
        "Offset": 380,
        "Description": "LVDS TX A Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXA_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txa_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXA_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txa_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXA_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txa_lane3_termctl_p[4:0]"
          },
          "LVDS_TXA_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txa_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_1": {
        "Offset": 384,
        "Description": "LVDS TX A Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txa_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_2": {
        "Offset": 388,
        "Description": "LVDS TX A Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txa_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_0": {
        "Offset": 392,
        "Description": "LVDS TX A Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXA_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txa_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXA_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txa_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXA_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txa_lane4_termctl_p[4:0]"
          },
          "LVDS_TXA_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txa_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_1": {
        "Offset": 396,
        "Description": "LVDS TX A Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txa_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_2": {
        "Offset": 400,
        "Description": "LVDS TX A Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXA_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txa_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_PD_CTRL": {
        "Offset": 416,
        "Description": "LVDS TX B powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXB_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txb_lane4_oe"
          },
          "LVDS_TXB_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txb_lane3_oe"
          },
          "LVDS_TXB_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txb_lane2_oe"
          },
          "LVDS_TXB_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txb_lane1_oe"
          },
          "LVDS_TXB_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txb_lane0_oe"
          },
          "LVDS_TXB_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txb_clkpt_pd"
          },
          "LVDS_TXB_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txb_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXB_TX_CTRL": {
        "Offset": 420,
        "Description": "LVDS TX B port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane4_bitclkedge_sel"
          },
          "LVDS_TXB_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane3_bitclkedge_sel"
          },
          "LVDS_TXB_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane2_bitclkedge_sel"
          },
          "LVDS_TXB_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane1_bitclkedge_sel"
          },
          "LVDS_TXB_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane0_bitclkedge_sel"
          },
          "LVDS_TXB_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane4_pclkedge_sel"
          },
          "LVDS_TXB_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane3_pclkedge_sel"
          },
          "LVDS_TXB_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane2_pclkedge_sel"
          },
          "LVDS_TXB_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane1_pclkedge_sel"
          },
          "LVDS_TXB_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txb_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_0": {
        "Offset": 424,
        "Description": "LVDS TX B Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXB_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txb_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXB_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txb_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXB_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txb_lane0_termctl_p[4:0]"
          },
          "LVDS_TXB_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txb_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_1": {
        "Offset": 428,
        "Description": "LVDS TX B Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txb_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_2": {
        "Offset": 432,
        "Description": "LVDS TX B Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txb_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_0": {
        "Offset": 436,
        "Description": "LVDS TX B Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXB_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txb_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXB_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txb_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXB_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txb_lane1_termctl_p[4:0]"
          },
          "LVDS_TXB_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txb_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_1": {
        "Offset": 440,
        "Description": "LVDS TX B Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txb_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_2": {
        "Offset": 444,
        "Description": "LVDS TX B Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txb_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_0": {
        "Offset": 448,
        "Description": "LVDS TX B Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXB_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txb_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXB_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txb_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXB_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txb_lane2_termctl_p[4:0]"
          },
          "LVDS_TXB_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txb_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_1": {
        "Offset": 452,
        "Description": "LVDS TX B Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txb_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_2": {
        "Offset": 456,
        "Description": "LVDS TX B Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txb_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_0": {
        "Offset": 460,
        "Description": "LVDS TX B Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXB_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txb_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXB_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txb_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXB_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txb_lane3_termctl_p[4:0]"
          },
          "LVDS_TXB_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txb_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_1": {
        "Offset": 464,
        "Description": "LVDS TX B Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txb_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_2": {
        "Offset": 468,
        "Description": "LVDS TX B Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txb_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_0": {
        "Offset": 472,
        "Description": "LVDS TX B Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXB_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txb_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXB_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txb_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXB_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txb_lane4_termctl_p[4:0]"
          },
          "LVDS_TXB_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txb_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_1": {
        "Offset": 476,
        "Description": "LVDS TX B Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txb_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_2": {
        "Offset": 480,
        "Description": "LVDS TX B Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXB_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txb_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_PD_CTRL": {
        "Offset": 496,
        "Description": "LVDS TX C powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXC_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txc_lane4_oe"
          },
          "LVDS_TXC_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txc_lane3_oe"
          },
          "LVDS_TXC_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txc_lane2_oe"
          },
          "LVDS_TXC_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txc_lane1_oe"
          },
          "LVDS_TXC_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txc_lane0_oe"
          },
          "LVDS_TXC_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txc_clkpt_pd"
          },
          "LVDS_TXC_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txc_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXC_TX_CTRL": {
        "Offset": 500,
        "Description": "LVDS TX C port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane4_bitclkedge_sel"
          },
          "LVDS_TXC_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane3_bitclkedge_sel"
          },
          "LVDS_TXC_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane2_bitclkedge_sel"
          },
          "LVDS_TXC_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane1_bitclkedge_sel"
          },
          "LVDS_TXC_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane0_bitclkedge_sel"
          },
          "LVDS_TXC_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane4_pclkedge_sel"
          },
          "LVDS_TXC_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane3_pclkedge_sel"
          },
          "LVDS_TXC_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane2_pclkedge_sel"
          },
          "LVDS_TXC_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane1_pclkedge_sel"
          },
          "LVDS_TXC_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txc_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_0": {
        "Offset": 504,
        "Description": "LVDS TX C Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXC_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txc_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXC_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txc_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXC_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txc_lane0_termctl_p[4:0]"
          },
          "LVDS_TXC_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txc_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_1": {
        "Offset": 508,
        "Description": "LVDS TX C Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txc_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_2": {
        "Offset": 512,
        "Description": "LVDS TX C Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txc_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_0": {
        "Offset": 516,
        "Description": "LVDS TX C Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXC_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txc_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXC_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txc_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXC_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txc_lane1_termctl_p[4:0]"
          },
          "LVDS_TXC_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txc_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_1": {
        "Offset": 520,
        "Description": "LVDS TX C Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txc_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_2": {
        "Offset": 524,
        "Description": "LVDS TX C Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txc_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_0": {
        "Offset": 528,
        "Description": "LVDS TX C Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXC_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txc_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXC_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txc_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXC_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txc_lane2_termctl_p[4:0]"
          },
          "LVDS_TXC_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txc_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_1": {
        "Offset": 532,
        "Description": "LVDS TX C Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txc_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_2": {
        "Offset": 536,
        "Description": "LVDS TX C Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txc_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_0": {
        "Offset": 540,
        "Description": "LVDS TX C Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXC_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txc_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXC_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txc_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXC_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txc_lane3_termctl_p[4:0]"
          },
          "LVDS_TXC_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txc_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_1": {
        "Offset": 544,
        "Description": "LVDS TX C Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txc_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_2": {
        "Offset": 548,
        "Description": "LVDS TX C Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txc_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_0": {
        "Offset": 552,
        "Description": "LVDS TX C Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXC_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txc_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXC_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txc_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXC_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txc_lane4_termctl_p[4:0]"
          },
          "LVDS_TXC_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txc_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_1": {
        "Offset": 556,
        "Description": "LVDS TX C Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txc_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_2": {
        "Offset": 560,
        "Description": "LVDS TX C Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXC_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txc_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_PD_CTRL": {
        "Offset": 576,
        "Description": "LVDS TX D powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXD_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txd_lane4_oe"
          },
          "LVDS_TXD_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txd_lane3_oe"
          },
          "LVDS_TXD_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txd_lane2_oe"
          },
          "LVDS_TXD_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txd_lane1_oe"
          },
          "LVDS_TXD_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txd_lane0_oe"
          },
          "LVDS_TXD_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txd_clkpt_pd"
          },
          "LVDS_TXD_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txd_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXD_TX_CTRL": {
        "Offset": 580,
        "Description": "LVDS TX D port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane4_bitclkedge_sel"
          },
          "LVDS_TXD_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane3_bitclkedge_sel"
          },
          "LVDS_TXD_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane2_bitclkedge_sel"
          },
          "LVDS_TXD_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane1_bitclkedge_sel"
          },
          "LVDS_TXD_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane0_bitclkedge_sel"
          },
          "LVDS_TXD_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane4_pclkedge_sel"
          },
          "LVDS_TXD_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane3_pclkedge_sel"
          },
          "LVDS_TXD_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane2_pclkedge_sel"
          },
          "LVDS_TXD_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane1_pclkedge_sel"
          },
          "LVDS_TXD_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txd_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_0": {
        "Offset": 584,
        "Description": "LVDS TX D Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXD_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txd_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXD_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txd_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXD_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txd_lane0_termctl_p[4:0]"
          },
          "LVDS_TXD_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txd_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_1": {
        "Offset": 588,
        "Description": "LVDS TX D Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txd_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_2": {
        "Offset": 592,
        "Description": "LVDS TX D Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txd_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_0": {
        "Offset": 596,
        "Description": "LVDS TX D Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXD_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txd_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXD_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txd_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXD_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txd_lane1_termctl_p[4:0]"
          },
          "LVDS_TXD_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txd_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_1": {
        "Offset": 600,
        "Description": "LVDS TX D Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txd_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_2": {
        "Offset": 604,
        "Description": "LVDS TX D Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txd_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_0": {
        "Offset": 608,
        "Description": "LVDS TX D Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXD_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txd_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXD_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txd_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXD_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txd_lane2_termctl_p[4:0]"
          },
          "LVDS_TXD_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txd_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_1": {
        "Offset": 612,
        "Description": "LVDS TX D Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txd_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_2": {
        "Offset": 616,
        "Description": "LVDS TX D Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txd_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_0": {
        "Offset": 620,
        "Description": "LVDS TX D Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXD_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txd_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXD_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txd_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXD_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txd_lane3_termctl_p[4:0]"
          },
          "LVDS_TXD_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txd_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_1": {
        "Offset": 624,
        "Description": "LVDS TX D Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txd_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_2": {
        "Offset": 628,
        "Description": "LVDS TX D Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txd_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_0": {
        "Offset": 632,
        "Description": "LVDS TX D Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXD_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txd_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXD_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txd_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXD_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txd_lane4_termctl_p[4:0]"
          },
          "LVDS_TXD_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txd_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_1": {
        "Offset": 636,
        "Description": "LVDS TX D Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txd_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_2": {
        "Offset": 640,
        "Description": "LVDS TX D Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXD_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txd_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_PD_CTRL": {
        "Offset": 656,
        "Description": "LVDS TX E powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXE_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txe_lane4_oe"
          },
          "LVDS_TXE_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txe_lane3_oe"
          },
          "LVDS_TXE_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txe_lane2_oe"
          },
          "LVDS_TXE_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txe_lane1_oe"
          },
          "LVDS_TXE_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txe_lane0_oe"
          },
          "LVDS_TXE_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txe_clkpt_pd"
          },
          "LVDS_TXE_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txe_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXE_TX_CTRL": {
        "Offset": 660,
        "Description": "LVDS TX E port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane4_bitclkedge_sel"
          },
          "LVDS_TXE_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane3_bitclkedge_sel"
          },
          "LVDS_TXE_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane2_bitclkedge_sel"
          },
          "LVDS_TXE_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane1_bitclkedge_sel"
          },
          "LVDS_TXE_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane0_bitclkedge_sel"
          },
          "LVDS_TXE_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane4_pclkedge_sel"
          },
          "LVDS_TXE_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane3_pclkedge_sel"
          },
          "LVDS_TXE_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane2_pclkedge_sel"
          },
          "LVDS_TXE_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane1_pclkedge_sel"
          },
          "LVDS_TXE_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txe_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_0": {
        "Offset": 664,
        "Description": "LVDS TX E Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXE_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txe_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXE_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txe_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXE_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txe_lane0_termctl_p[4:0]"
          },
          "LVDS_TXE_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txe_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_1": {
        "Offset": 668,
        "Description": "LVDS TX E Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txe_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_2": {
        "Offset": 672,
        "Description": "LVDS TX E Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txe_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_0": {
        "Offset": 676,
        "Description": "LVDS TX E Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXE_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txe_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXE_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txe_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXE_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txe_lane1_termctl_p[4:0]"
          },
          "LVDS_TXE_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txe_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_1": {
        "Offset": 680,
        "Description": "LVDS TX E Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txe_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_2": {
        "Offset": 684,
        "Description": "LVDS TX E Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txe_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_0": {
        "Offset": 688,
        "Description": "LVDS TX E Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXE_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txe_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXE_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txe_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXE_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txe_lane2_termctl_p[4:0]"
          },
          "LVDS_TXE_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txe_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_1": {
        "Offset": 692,
        "Description": "LVDS TX E Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txe_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_2": {
        "Offset": 696,
        "Description": "LVDS TX E Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txe_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_0": {
        "Offset": 700,
        "Description": "LVDS TX E Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXE_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txe_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXE_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txe_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXE_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txe_lane3_termctl_p[4:0]"
          },
          "LVDS_TXE_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txe_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_1": {
        "Offset": 704,
        "Description": "LVDS TX E Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txe_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_2": {
        "Offset": 708,
        "Description": "LVDS TX E Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txe_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_0": {
        "Offset": 712,
        "Description": "LVDS TX E Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXE_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txe_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXE_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txe_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXE_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txe_lane4_termctl_p[4:0]"
          },
          "LVDS_TXE_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txe_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_1": {
        "Offset": 716,
        "Description": "LVDS TX E Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txe_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_2": {
        "Offset": 720,
        "Description": "LVDS TX E Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXE_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txe_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_PD_CTRL": {
        "Offset": 736,
        "Description": "LVDS TX F powerdown / output enable control",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001F3",
        "Write Mask": "0x000001F3",
        "Reset Value": "0x00000003",
        "Bits": {
          "LVDS_TXF_LANE4_OE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 4",
            "Defines": "oport=lvds_txf_lane4_oe"
          },
          "LVDS_TXF_LANE3_OE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 3",
            "Defines": "oport=lvds_txf_lane3_oe"
          },
          "LVDS_TXF_LANE2_OE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 2",
            "Defines": "oport=lvds_txf_lane2_oe"
          },
          "LVDS_TXF_LANE1_OE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 1",
            "Defines": "oport=lvds_txf_lane1_oe"
          },
          "LVDS_TXF_LANE0_OE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output enable (active high) for LVDS TX Lane 0",
            "Defines": "oport=lvds_txf_lane0_oe"
          },
          "LVDS_TXF_CLKPT_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for Passthrough BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txf_clkpt_pd"
          },
          "LVDS_TXF_CLK_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Power down for TX Port BITCLK/PCLK0: Power up1: Power down",
            "Defines": "oport=lvds_txf_clk_pd"
          }
        }
      },
      "SYSMISC_LVDS_TXF_TX_CTRL": {
        "Offset": 740,
        "Description": "LVDS TX F port clock control register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00001F1F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE4_BITCLKEDGE_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane4_bitclkedge_sel"
          },
          "LVDS_TXF_LANE3_BITCLKEDGE_SEL": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane3_bitclkedge_sel"
          },
          "LVDS_TXF_LANE2_BITCLKEDGE_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane2_bitclkedge_sel"
          },
          "LVDS_TXF_LANE1_BITCLKEDGE_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane1_bitclkedge_sel"
          },
          "LVDS_TXF_LANE0_BITCLKEDGE_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane0_bitclkedge_sel"
          },
          "LVDS_TXF_LANE4_PCLKEDGE_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 4: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane4_pclkedge_sel"
          },
          "LVDS_TXF_LANE3_PCLKEDGE_SEL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 3: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane3_pclkedge_sel"
          },
          "LVDS_TXF_LANE2_PCLKEDGE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 2: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane2_pclkedge_sel"
          },
          "LVDS_TXF_LANE1_PCLKEDGE_SEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 1: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane1_pclkedge_sel"
          },
          "LVDS_TXF_LANE0_PCLKEDGE_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PCLK edge select, Lane 0: Nominal1: Inverted",
            "Defines": "oport=lvds_txf_lane0_pclkedge_sel"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_0": {
        "Offset": 744,
        "Description": "LVDS TX F Lane CTRL 0, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXF_LANE0_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txf_lane0_ctrl_spare[4:0]"
          },
          "LVDS_TXF_LANE0_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txf_lane0_bb_ctrl[7:0]"
          },
          "LVDS_TXF_LANE0_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txf_lane0_termctl_p[4:0]"
          },
          "LVDS_TXF_LANE0_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txf_lane0_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_1": {
        "Offset": 748,
        "Description": "LVDS TX F Lane CTRL 1, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE0_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txf_lane0_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_2": {
        "Offset": 752,
        "Description": "LVDS TX F Lane CTRL 2, LVDS TX Lane0",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE0_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txf_lane0_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_0": {
        "Offset": 756,
        "Description": "LVDS TX F Lane CTRL 0, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXF_LANE1_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txf_lane1_ctrl_spare[4:0]"
          },
          "LVDS_TXF_LANE1_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txf_lane1_bb_ctrl[7:0]"
          },
          "LVDS_TXF_LANE1_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txf_lane1_termctl_p[4:0]"
          },
          "LVDS_TXF_LANE1_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txf_lane1_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_1": {
        "Offset": 760,
        "Description": "LVDS TX F Lane CTRL 1, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE1_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txf_lane1_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_2": {
        "Offset": 764,
        "Description": "LVDS TX F Lane CTRL 2, LVDS TX Lane1",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE1_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txf_lane1_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_0": {
        "Offset": 768,
        "Description": "LVDS TX F Lane CTRL 0, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXF_LANE2_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txf_lane2_ctrl_spare[4:0]"
          },
          "LVDS_TXF_LANE2_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txf_lane2_bb_ctrl[7:0]"
          },
          "LVDS_TXF_LANE2_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txf_lane2_termctl_p[4:0]"
          },
          "LVDS_TXF_LANE2_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txf_lane2_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_1": {
        "Offset": 772,
        "Description": "LVDS TX F Lane CTRL 1, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE2_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txf_lane2_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_2": {
        "Offset": 776,
        "Description": "LVDS TX F Lane CTRL 2, LVDS TX Lane2",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE2_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txf_lane2_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_0": {
        "Offset": 780,
        "Description": "LVDS TX F Lane CTRL 0, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXF_LANE3_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txf_lane3_ctrl_spare[4:0]"
          },
          "LVDS_TXF_LANE3_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txf_lane3_bb_ctrl[7:0]"
          },
          "LVDS_TXF_LANE3_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txf_lane3_termctl_p[4:0]"
          },
          "LVDS_TXF_LANE3_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txf_lane3_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_1": {
        "Offset": 784,
        "Description": "LVDS TX F Lane CTRL 1, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE3_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txf_lane3_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_2": {
        "Offset": 788,
        "Description": "LVDS TX F Lane CTRL 2, LVDS TX Lane3",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE3_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txf_lane3_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_0": {
        "Offset": 792,
        "Description": "LVDS TX F Lane CTRL 0, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x1FFF1F1F",
        "Write Mask": "0x1FFF1F1F",
        "Reset Value": "0x00FF0C0C",
        "Bits": {
          "LVDS_TXF_LANE4_CTRL_SPARE": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare register bits",
            "Defines": "oport=lvds_txf_lane4_ctrl_spare[4:0]"
          },
          "LVDS_TXF_LANE4_BB_CTRL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Back Bias Control for TX[0]: Buffers[1]: Clkgen[2]: Driver[3]: PISO[7:4]: Unused",
            "Defines": "oport=lvds_txf_lane4_bb_ctrl[7:0]"
          },
          "LVDS_TXF_LANE4_TERMCTL_P": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for P side",
            "Defines": "oport=lvds_txf_lane4_termctl_p[4:0]"
          },
          "LVDS_TXF_LANE4_TERMCTL_N": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Termination resistor control for N side",
            "Defines": "oport=lvds_txf_lane4_termctl_n[4:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_1": {
        "Offset": 796,
        "Description": "LVDS TX F Lane CTRL 1, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE4_TXTRIM_POST": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for PRE-emphasis stage",
            "Defines": "oport=lvds_txf_lane4_txtrim_post[8:0]"
          }
        }
      },
      "SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_2": {
        "Offset": 800,
        "Description": "LVDS TX F Lane CTRL 2, LVDS TX Lane4",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x07FFFFFF",
        "Write Mask": "0x07FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_TXF_LANE4_TXTRIM_MAIN": {
            "Position": [
              0,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tx TRIM for Main cursor",
            "Defines": "oport=lvds_txf_lane4_txtrim_main[26:0]"
          }
        }
      },
      "SYSMISC_IVMON_LED_18B_33": {
        "Offset": 1024,
        "Description": "LED_18B_33 Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000003",
        "Bits": {
          "LED2_18B_33": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V",
            "Defines": "oport=o_reg_ivmon_led2_18b_33"
          },
          "LED1_18B_33": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V",
            "Defines": "oport=o_reg_ivmon_led1_18b_33"
          }
        }
      },
      "SYSMISC_IVMON_AUTO_MON_MODE": {
        "Offset": 1028,
        "Description": "IVMON_AUTO_MON_MODE Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_AUTO_MON_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Automatic Calibration/Monitor/Gap Mode Enable. On each CAL/MON/GAP iteration, automatically sequences through Quiet/Calibration/Wait Phases, Monitor Measurement Phase which indexes through Channels 0-31 and a Gap Phase which waits until the IVMON_AUTO_MON_PERIOD completes prior to automatically re-starting the next CAL/MON/GAP iteration. %%0A1: Enable Automatic Monitor Mode (Disable Manual Monitor Mode)%%0A0: Disable Automatic Monitor Mode (Enable Manual Monitor Mode)",
            "Defines": "oport=auto_mon_mode, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_AUTO_MON_PERIOD": {
        "Offset": 1032,
        "Description": "IVMON_AUTO_MON_PERIOD Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_AUTO_MON_PERIOD": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Automatic Monitor Mode Period. Number of milliseconds (assuming 24MHz IVMON_CLK) between AUTO_MON_MODE iterations.%%0A4'd15 - 4'd1: Number of milliseconds%%0A4'd0: 16 milliseconds",
            "Defines": "oport=auto_mon_period, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_CH_STATUS_READ": {
        "Offset": 1036,
        "Description": "IVMON_CH_STATUS_READ Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_CH_STATUS_READ": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Channel Status Read. Set the Monitor to use the selected channel number. The selected channel comparator result can be read via the IVMON_CH_STATUS register field. IVMON_CH_STATUS_READ is also used by the IVMON Test Mode to select a fixed channel number.%%0A5'd31 - 5'd0: Monitor Channel Number.",
            "Defines": "oport=ch_status_read, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_MSTART": {
        "Offset": 1040,
        "Description": "IVMON_MSTART Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_MSTART": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Manual Start Trigger. FW toggles IVMON_MSTART from low to high to set the IVMON Manual Start Triggger. Note: IVMON_MSTART must be cleared prior to set. Also IVMON_MSTART must be asserted while the IVMON is IDLE or DONE.%%0A1'b1: Set Start Trigger%%0A1'b0: Clear Trigger",
            "Defines": "oport=ivmon_mstart, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_ISENS_HI_THR": {
        "Offset": 1044,
        "Description": "ISENS_HI_THR Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000010",
        "Bits": {
          "ISENS_HI_THR": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Current sense high threshold Reference voltage.%%0AIref_hi = 800mV + 5mV*code%%0AIREF_HI setting: 0x10 = 0.88V  (0.8V+10%%)",
            "Defines": "oport=o_reg_ivmon_isens_hi_thr[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_ISENS_OFFSET": {
        "Offset": 1048,
        "Description": "ISENS_OFFSET Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x00000010",
        "Bits": {
          "ISENS_OFFSET": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "PGA common mode Reference voltage (for Reference Buffer). Vref_vcm = 500mV + 5mV*code%%0AVREF_VCM setting: 0x10 = 0.58V",
            "Defines": "oport=o_reg_ivmon_isens_offset[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_TM": {
        "Offset": 1052,
        "Description": "IVMON_TM Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000FF03",
        "Write Mask": "0x0000FF03",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_TM_SEL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Test Mode Select between AMON and DMON.%%0AAMON Bits [5:0] are one-hot encoded. FW must only set 1-bit on/high at any time including other AMON related register fields.%%0ADMON Bits [7:6] are one-hot encoded. FW must only set 1-bit on/high at any time including other DMON related register fields.%%0ABit 7: comp_hi_out %%E2%%80%%93 high comparator output%%0ABit 6: comp_low_out %%E2%%80%%93 low comparator output%%0ABit 5: vsens_mux - Common sense bus for muxes & PGA%%0ABit 4: PGA_Amp1_out - PGA amplifier 1 output%%0ABit 3: dac_out_hi %%E2%%80%%93 RDAC output voltages for high comparator%%0ABit 2: dac_out_lo %%E2%%80%%93 RDAC output voltages for low comparator%%0ABit 1: vref_low %%E2%%80%%93 RDAC output for Reference Buffer (PGA Vcm)%%0ABit 0: PGA_Amp2_out - PGA amplifier 2 output%%0ASee CLKRST CORE_PLL_CTRL_0 CORE_PLL_TM_PLL register field for other AMON and DMON related register fields."
          },
          "IVMON_TM_OVRD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1'b1: RESERVED FOR MANUFACTURING USE ONLY. Set to allow any TM_SEL value to override and propagate to DMON/AMON whether valid or not.%%0A1'b0: TM_SEL values are HW decoded for validity prior to propagating to AMON/DMON so that at most, only one AMON source is selected at a time and separately, at most, one DMON source is selected at a time."
          },
          "IVMON_TM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Test Mode. Monitors one selected channel rather than indexing through all channels. Note the either Manual MSTART Mode or Automatic AUTO_MON_MODE may be used.%%0A1'b1: Set the internal monitor array counter to the IVMON_CH_STATUS_READ value and constantly stays at the selected channel.%%0A1'b0: internal monitor array counter increments automatically and indexes through all channels.",
            "Defines": "oport=ivmon_tm, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_COMP_HI_THR": {
        "Offset": 1056,
        "Description": "COMP_HI_THR Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x0000000A",
        "Bits": {
          "COMP_HI_THR": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "High Comparator Reference voltage for 1.8V & 0.8V signals%%0AVref_hi = 800mV + 5mV*code%%0AVREF_HI setting: 0x0A = 0.85V (0.8V+6%%)",
            "Defines": "oport=o_reg_ivmon_comp_hi_thr[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_COMP_LO_THR": {
        "Offset": 1060,
        "Description": "COMP_LO_THR Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x0000001E",
        "Bits": {
          "COMP_LO_THR": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Low Comparator Reference voltage for 1.8V & 0.8V signals%%0AVref_lo = 600mV + 5mV*code%%0AVREF_LO setting: 0x1E = 0.75V (0.8V-6%%)",
            "Defines": "oport=o_reg_ivmon_comp_lo_thr[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_HOST_18B_33": {
        "Offset": 1064,
        "Description": "HOST_18B_33 Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000001",
        "Bits": {
          "HOST_18B_33": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V",
            "Defines": "oport=o_reg_ivmon_host_18b_33"
          }
        }
      },
      "SYSMISC_IVMON_IVMON_INT_STATUS_CLEAR": {
        "Offset": 1068,
        "Description": "IVMON_INT_STATUS_CLEAR Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_INT_STATUS_CLEAR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to clear the interrupt condition and the IVMON interrupt status register. Note that this field is R/W not W1C (not Write 1 to Clear) and thus must be set back low after setting high. This register field must be held high for at least 2 IVMON_CLK periods.%%0A1'b1: Clear interrupt condition if held high for at least 2 OSC_CLK periods.%%0A1'b0: Do not clear interrupt condition.",
            "Defines": "oport=ivmon_int_status_clear, oport_path=i_riscv_clk_rst_apb_wrapper.i_ivmon_ctrl"
          }
        }
      },
      "SYSMISC_IVMON_IVMON_INT_ENABLE": {
        "Offset": 1072,
        "Description": "IVMON_INT_EN Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "IVMON Interrupt Enable%%0A1'b1: Enable%%0A1'b0: Disable"
          }
        }
      },
      "SYSMISC_IVMON_COMP_LO_33_THR": {
        "Offset": 1076,
        "Description": "COMP_LO_33_THR Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x0000001E",
        "Bits": {
          "COMP_LO_33_THR": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Low Comparator Reference voltage for 3.3V signals.%%0Avref_lo = 600mV + 5mV*code%%0AVREF_LO setting: 0x1E = 0.75V (0.8V-6%%)",
            "Defines": "oport=o_reg_ivmon_comp_lo_33_thr[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_COMP_HI_33_THR": {
        "Offset": 1080,
        "Description": "COMP_HI_33_THR Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x0000000A",
        "Bits": {
          "COMP_HI_33_THR": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "High Comparator Reference voltage for 3.3V signals.%%0Avref_hi = 600mV + 5mV*code.%%0AVREF_HI setting: 0x0A = 0.85V (0.8V+6%%)",
            "Defines": "oport=o_reg_ivmon_comp_hi_33_thr[4:0]"
          }
        }
      },
      "SYSMISC_IVMON_GPIO_18B_33": {
        "Offset": 1084,
        "Description": "GPIO_18B_33 Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000001",
        "Bits": {
          "GPIO_18B_33": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Select 1.8V (active low) vs. 3.3V (active high).%%0A1'b1: 3.3V%%0A1'b0: 1.8V",
            "Defines": "oport=o_reg_ivmon_gpio_18b_33"
          }
        }
      },
      "SYSMISC_IVMON_MON_DONE": {
        "Offset": 1088,
        "Description": "MON_DONE Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "MON_DONE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IVMON CAL or MON operation is done."
          }
        }
      },
      "SYSMISC_IVMON_IVMON_BUSY": {
        "Offset": 1092,
        "Description": "IVMON_BUSY Register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_BUSY": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IVMON CAL Phase operation busy/in-progress. -A0 Silicon: not asserted for MON Phase operation."
          }
        }
      },
      "SYSMISC_IVMON_IVMON_CH_STATUS": {
        "Offset": 1096,
        "Description": "IVMON_CH_STATUS Register",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_CH_STATUS": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Note this register must wait for at least 2 IVMON_CLK periods after the CH_STATUS_READ register is set, prior to reading.%%0ABit 1: compout_hi (set if comparator output is too high)%%0ABit 0: compout_lo (set if comparator output is too low)"
          }
        }
      },
      "SYSMISC_IVMON_IVMON_INT_STS": {
        "Offset": 1100,
        "Description": "IVMON_INT_STATUS Register",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "IVMON_INT_STATUS": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IVMON Interrupt Status. Reflects the last IVMON interrupt cause. If possible multiple causes matter, FW may want to manually loop and read each individual channel number status. Note that FW must wait at least 2 IVMON_CLK periods before all field values settle. FW may also read this register twice consecutively and compare to confirm the value of the first read.%%0ABit 7: Interrupt Line Status%%0ABit 6: compout_hi%%0ABit 5: compout_lo%%0ABits 4:0: IVMON counter (channel number)"
          }
        }
      },
      "SYSMISC_ANA_TEST_CTL": {
        "Offset": 1104,
        "Description": "ANA_TEST control register",
        "Defines": "skip",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000D",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEL_VRR_ATEST": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "mux sel bit to monitor 1.2V VRR (OTP) supply"
          },
          "SEL_VPP_ATEST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To send out one-tenth of VPP (typ 5.2V) to ana_test amon_atest"
          },
          "ANA_TEST_I": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "ANA_TEST pad read value",
            "Defines": "iport=ana_test_i"
          },
          "ANA_TEST_IE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To enable the schmitt trigger to drive ANA_TEST to digital, during amon monitoring thru ANA_TEST pad, ANA_TEST_IE must be set LOW"
          }
        }
      },
      "SYSMISC_PWRMON_CTL": {
        "Offset": 1108,
        "Description": "Power Monitor Control Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "PM_TEST": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1 selects bg2, if 0 selects bg1 (simpler bg) for Vrefs to PM block."
          }
        }
      },
      "SYSMISC_BG_CTL": {
        "Offset": 1112,
        "Description": "Bandgap Control Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x73000FF0",
        "Write Mask": "0x73000FF0",
        "Reset Value": "0x00000000",
        "Bits": {
          "BG_IREF_TEST_SEL": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Current Reference Test Select. FW/ATE must program to be one hot. Brings out various internal test voltages.%%0A3'b100: itest_10uA_0v80: Copy of 10uA mirror current from the same circuit which creates 50uA for LVDS. VDD08 referenced.%%0A3'b010: iptat_18uA: Copy of iptat 18uA to core PLL is brought out. VDD18 referenced.%%0A3'b001: Vbg_iref: Iref_amp output. Buffered VBG 1.23V Nominal Untrimmed.%%0A3'b000: none selected: Not connected.%%0AOther: All other settings are invalid and shall not be used. No two bits should be high at any time."
          },
          "BG_IREF_VTEST_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Current Reference Voltage Test Enable. Brings outs Vref 1.27V. This output voltage can be trimmed by i_reg_bg_vref_trim.%%0A1'b1: vreg_test_1v27%%0A1'b0: none selected"
          },
          "BG_IREF_ITEST_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Current Reference Current Test Enable. Brings out ibias test 2.5uA .%%0A1'b1: bg2_itest_2p5uA%%0A1'b0: none selected"
          },
          "BG_VREF_TRIM": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BG_IREF vref(s) trim. See i_reg_bg_iref_vtest_en test bit which can bring out 1.27 reference voltage on AMON pad. All voltage references are affected by this trim. Target Voltage is 1.27 V. Note that for -A0 Silicon Bit3 is internally inverted and thus forms two separate Trim Table Sections.%%0ATrim Table Section B (Bit3=0)%%0AValue: Voltage%%0A4'd0: 1.2636 (default)%%0A4'd1: 1.2689%%0A4'd2: 1.2743%%0A4'd3: 1.2797%%0A4'd4: 1.2852%%0A4'd5: 1.2907%%0A4'd6: 1.2963%%0A4'd7: 1.3019%%0A-----------------%%0ATrim Table Section A (Bit3=1)%%0AValue: Voltage%%0A4'd8: 1.2225%%0A4'd9: 1.2275%%0A4'd10: 1.2325%%0A4'd11: 1.2376%%0A4'd12: 1.2427%%0A4'd13: 1.2479%%0A4'd14: 1.2531%%0A4'd15: 1.2583",
            "Defines": "oport=o_reg_bg_vref_trim[3:0]"
          },
          "BG_IBIAS_TRIM": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RESERVED: -SB7900: Has no effect. Trim circuit disabled.",
            "Defines": "oport=o_reg_bg_ibias_trim[3:0]"
          }
        }
      },
      "SYSMISC_LVDS_IBIAS_CTL": {
        "Offset": 1116,
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_IBIAS_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: selects 50uA Ibias for LVDS from BG2                                                                     1: selects 50uA Ibias for LVDS from BG1",
            "Defines": "oport=o_reg_lvds_ibias_sel"
          }
        }
      },
      "SYSMISC_EDP_DBG_STATUS": {
        "Offset": 1152,
        "Description": "EDP Debug Status Register",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DBG_RX_DAT": {
            "Position": [
              0,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "20-bit EDP internal debug bus",
            "Defines": "iport=i_edp_dbg_rx_dat[19:0]"
          }
        }
      },
      "SYSMISC_EDP_MISC_CTL": {
        "Offset": 1156,
        "Description": "EDP Misc Control Register",
        "Defines": "alt_reset=pclk_l2_rst_n",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "TEST_VOUTP_MODE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vout test for HPD pad IO",
            "Defines": "oport=o_edp_test_voutp_mode"
          },
          "TEST_VINP_MODE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vin test for HPD pad IO",
            "Defines": "oport=o_edp_test_vinp_mode"
          },
          "APB_POST_WRITE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable APB post-write functionality. Setting to '1' allows APB to returns ready sooner without waiting for the register actually being written.",
            "Defines": "oport=o_edp_apb_post_write_en"
          }
        }
      },
      "SYSMISC_DMA_STATUS": {
        "Offset": 1160,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DMA_TRANS_DONE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "All 4 DMA controller interrupt sources. There are 4 interrupt sources for each DMA controller. It indicates 'transfer done' status of each channel%%0Abit 3:0       DMA controller 0%%0Abit 7:4       DMA controller 1%%0Abit 11:8     DMA controller 2%%0Abit 15:12   DMA controller 3"
          }
        }
      },
      "SYSMISC_FWDATA0": {
        "Offset": 1248,
        "Description": "Firmware Data 0 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA1": {
        "Offset": 1252,
        "Description": "Firmware Data 1 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA2": {
        "Offset": 1256,
        "Description": "Firmware Data 2 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA3": {
        "Offset": 1260,
        "Description": "Firmware Data 3 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA4": {
        "Offset": 1264,
        "Description": "Firmware Data 4 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA4": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA5": {
        "Offset": 1268,
        "Description": "Firmware Data 5 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA5": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA6": {
        "Offset": 1272,
        "Description": "Firmware Data 6 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA6": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      },
      "SYSMISC_FWDATA7": {
        "Offset": 1276,
        "Description": "Firmware Data 7 Register",
        "Defines": "alt_reset=pclk_l1_rst_n",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FWDATA7": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "32-bit register for firmware to store data. This register is preserved through any soft resets"
          }
        }
      }
    },
    "Address": "0x20013000",
    "Size": 4096
  },
  "SIMCTL": {
    "Register": {
      "SIMCTL_VERSION": {
        "Offset": 0,
        "Description": "simctl version control register - if simctl block is not connected to the bench, the register will read $0000 and FW can be written accordingly.",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000001",
        "Bits": {
          "VERSION": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "current sim_ctl version number"
          }
        }
      },
      "SIMCTL_START": {
        "Offset": 4,
        "Description": "simctl_start address register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "START": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Comment": "initializes to $0000 at time zero and does NOT reset.  Tests can use this to distinguish 'cold starts' & 'warm restarts'."
          }
        }
      },
      "SIMCTL_TACSIM_CTL0": {
        "Offset": 8,
        "Description": "TAC model ctl bits 0",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TACSIM_CTL0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_TACSIM_CTL1": {
        "Offset": 12,
        "Description": "TAC model ctl bits 1",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TACSIM_CTL1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_EXT_POUT": {
        "Offset": 16,
        "Description": "ext pout register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "EXT_POUT": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives a value on the GPIO"
          }
        }
      },
      "SIMCTL_EXT_PDIR": {
        "Offset": 20,
        "Description": "ext pdir control register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "EXT_PDIR": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "control signal for the pout driver"
          }
        }
      },
      "SIMCTL_EXT_PWEAK": {
        "Offset": 24,
        "Description": "ext pweak register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "EXT_PWEAK": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives a weak value on the GPIO"
          }
        }
      },
      "SIMCTL_EXT_GPIO_CTL": {
        "Offset": 28,
        "Description": "external gpio ctl register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "EXT_GPIO_CTL": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "checks for a gpio ctl signal"
          }
        }
      },
      "SIMCTL_REBOOT": {
        "Offset": 32,
        "Description": "Used to check the number of reboots",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "REBOOT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used to check the number of reboots"
          }
        }
      },
      "SIMCTL_CHK_RCOSC": {
        "Offset": 36,
        "Description": "RC OSC check register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CHK_RCOSC": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "triggers hso checkers"
          }
        }
      },
      "SIMCTL_ADC_LOG": {
        "Offset": 40,
        "Description": "adc log trigger register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ADC_LOG": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "dumps adc register values"
          }
        }
      },
      "SIMCTL_TX_EN0": {
        "Offset": 44,
        "Description": "TX IO driver enable registers",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_EN0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable signal for TX_VAL0"
          }
        }
      },
      "SIMCTL_TX_EN1": {
        "Offset": 48,
        "Description": "TX IO driver enable registers",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_EN1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable signal for TX_VAL1"
          }
        }
      },
      "SIMCTL_TX_EN2": {
        "Offset": 52,
        "Description": "TX IO driver enable registers",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_EN2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable signal for TX_VAL2"
          }
        }
      },
      "SIMCTL_TX_EN3": {
        "Offset": 56,
        "Description": "TX IO driver enable registers",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_EN3": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable signal for TX_VAL3"
          }
        }
      },
      "SIMCTL_TX_EN4": {
        "Offset": 60,
        "Description": "TX IO driver enable registers",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_EN4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable signal for TX_VAL4"
          }
        }
      },
      "SIMCTL_TX_VAL0": {
        "Offset": 64,
        "Description": "TX Value0 register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_VAL0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives the values to TX IO"
          }
        }
      },
      "SIMCTL_TX_VAL1": {
        "Offset": 68,
        "Description": "TX Value1 register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_VAL1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives the values to TX IO"
          }
        }
      },
      "SIMCTL_TX_VAL2": {
        "Offset": 72,
        "Description": "TX Value2 register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_VAL2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives the values to TX IO"
          }
        }
      },
      "SIMCTL_TX_VAL3": {
        "Offset": 76,
        "Description": "TX Value3 register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_VAL3": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives the values to TX IO"
          }
        }
      },
      "SIMCTL_TX_VAL4": {
        "Offset": 80,
        "Description": "TX Value4 register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TX_VAL4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "drives the values to TX IO"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_0_LOW": {
        "Offset": 84,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_0_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_0_HIGH": {
        "Offset": 88,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_0_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_1_LOW": {
        "Offset": 92,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_1_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SICMTL_PRINTF_ARG_1_HIGH": {
        "Offset": 96,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_1_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_2_LOW": {
        "Offset": 100,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_2_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_2_HIGH": {
        "Offset": 104,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_2_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_3_LOW": {
        "Offset": 108,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_3_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_3_HIGH": {
        "Offset": 112,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_3_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_4_LOW": {
        "Offset": 116,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_4_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_4_HIGH": {
        "Offset": 120,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_4_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_5_LOW": {
        "Offset": 124,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_5_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_5_HIGH": {
        "Offset": 128,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_5_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_6_LOW": {
        "Offset": 132,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_6_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_6_HIGH": {
        "Offset": 136,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_6_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_7_LOW": {
        "Offset": 140,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_7_LOW": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_PRINTF_ARG_7_HIGH": {
        "Offset": 144,
        "Description": "printf argument register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_ARG_7_HIGH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "place holder for printf argument"
          }
        }
      },
      "SIMCTL_CORE_INFO": {
        "Offset": 148,
        "Description": "SIMCTL core information register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "INFO": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only information"
          }
        }
      },
      "SIMCTL_CORE_MODES": {
        "Offset": 152,
        "Description": "testbench mode register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MODES": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mode bits for core testbench"
          }
        }
      },
      "SIMCTL_CORE_TARGET": {
        "Offset": 156,
        "Description": "Target register for addressing tests",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TARGET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_CORE_PC": {
        "Offset": 160,
        "Description": "PC of failing test",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PC": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_CORE_ID": {
        "Offset": 164,
        "Description": "ID of current test",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ID": {
            "Position": [
              0,
              15
            ],
            "Type": "RW"
          }
        }
      },
      "SIMCTL_CORE_IDLE_CYCLES": {
        "Offset": 168,
        "Description": "Cycle counter",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "IDLE_CYCLE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_CORE_INT_REQ": {
        "Offset": 172,
        "Description": "Force an interrupt",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INT_REQ": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_CORE_TIMING": {
        "Offset": 176,
        "Description": "Timing of interrupt pulse",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TIMING": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_CORE_RST_REQ": {
        "Offset": 180,
        "Description": "Force a reset",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "RST_REQ": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SIMCTL_TCH_RST_REQ": {
        "Offset": 184,
        "Description": "Force a reset",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "TCH_RST_REQ": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force a touch-only reset"
          }
        }
      },
      "SIMCTL_CPU_IN": {
        "Offset": 188,
        "Description": "Used for handshaking between transactors",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "CPU_IN_ADDR": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used for handshaking between transactors"
          }
        }
      },
      "SIMCTL_PRINTF_GO": {
        "Offset": 192,
        "Description": "Execute a printf w/ the values in PRINTF_ARG_*",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF_GO": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Execute a printf w/ the values in PRINTF_ARG_*"
          }
        }
      },
      "SIMCTL_RESULT": {
        "Offset": 196,
        "Description": "SIMCTL_RESULT register",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "RESULT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Comment": "FW writes the test result to this register.                                         $FFxx-PASS                                                                                                $FExx-FAIL                                                                                                           $FDxx-TIMEOUT"
          }
        }
      },
      "SIMCTL_PRINTF": {
        "Offset": 200,
        "Description": "Add a char to the printf array",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRINTF": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Add a char to the printf array and assert PRINTF_GO if <CR/LF>"
          }
        }
      },
      "SIMCTL_SEND_SIGNAL": {
        "Offset": 204,
        "Description": "Pulse the send_signal flag",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SEND_SIGNAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pulse the send_signal flag"
          }
        }
      },
      "SIMCTL_START_TIMER": {
        "Offset": 208,
        "Description": "START_TIMER",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "START_TIMER": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Start the cycle Timer"
          }
        }
      },
      "SIMCTL_STOP_TIMER": {
        "Offset": 212,
        "Description": "STOP_TIMER",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "STOP_TIMER": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Stop the cycle timer and print the delta"
          }
        }
      },
      "SIMCTL_KILL": {
        "Offset": 216,
        "Description": "Kill the Simulation",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "KILL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Kill the Simulation"
          }
        }
      },
      "SIMCTL_APB_TIMEOUT": {
        "Offset": 220,
        "Description": "Force an APB_TIMEOUT",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "APB_TIMEOUT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force an APB TIMEOUT (not implemented)"
          }
        }
      },
      "SIMCTL_MON_APB": {
        "Offset": 224,
        "Description": "Turn on/off the APB Monitor",
        "Defines": "safe=Always, skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MON_APB": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1=enable APB Monitor, 0=disable"
          }
        }
      }
    },
    "Address": "0x2001F000",
    "Size": 4096
  },
  "EDP_REG": {
    "Register": {
      "MISC_INIT_DONE": {
        "Offset": 0,
        "Description": "Initialization Done flags for sub-blocks.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x80000017",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC_INT_INIT_DONE": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Interrupt CDC/MUX sub-block initialization done"
          },
          "MISC_PHY_INIT_DONE": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "PHY sub-block initialization done"
          },
          "MISC_AFE_INIT_DONE": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AFE interrupt sub-block initialization done"
          },
          "MISC_AUX_INIT_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AUX sub-block initialization done"
          },
          "MISC_HPD_INIT_DONE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HPD sub-block initialization done"
          }
        }
      },
      "MISC_LS_CLK_CTRL_0": {
        "Offset": 4,
        "Description": "DP Rx LS clock control, register 0. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F3F77",
        "Write Mask": "0x7F7F3F77",
        "Reset Value": "0x64081F04",
        "Bits": {
          "MISC_LS_CLK_MUX_WATCHDOG_TIMER": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000064",
            "Comment": "LS clock mux watchdog timer (in clocks).  Timer will reset MUX to clear a dead clock after TIMER clocks, then check for the new clock being dead after another TIMER clocks."
          },
          "MISC_LS_CLK_DIV": {
            "Position": [
              21,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock divider ratio to support downsampling of AFE output data.0 = No clock divide1 = Divide selected clock by 22 = Divide selected clock by 43 = Divide selected clock by 8"
          },
          "MISC_LS_CLK_STABLE_CNT": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "# of consecutive stable (or unstable) check periods before changing lock state"
          },
          "MISC_LS_CLK_MARGIN": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "NOTE:  make wide enough for SSC profile"
          },
          "MISC_LS_CLK_MUX_SOFT_RST": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "soft-reset for LS_clk mux"
          },
          "MISC_LS_CLK_FREQ_DET_SOFT_RST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft-reset for LS_clk lock detect ckt"
          },
          "MISC_LS_CLK_NO_CHECK_AFTER_STABLE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Do not check for LS clock stability once it's declared stable"
          },
          "MISC_LS_CLK_LANE_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RWX, Selected clock for LS_CLK domain that clocks mainlink PHY, Framer, and Audio logic.0 = afe_ml_lane0_clk1 = afe_ml_lane1_clk2 = afe_ml_lane2_clk3 = afe_ml_lane3_clk4 = reg_clk5-7 = no clock"
          }
        }
      },
      "MISC_LS_CLK_CTRL_1": {
        "Offset": 8,
        "Description": "DP Rx LS clock control, register 1. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00001B43",
        "Bits": {
          "MISC_LS_CLK_MON_CLK_CNT": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001B",
            "Comment": "Monitored clock counter.    Try dividing by 3, this makes a good starting point.27 - RBR  ( 81MHz LS_CLK)42 - HBR  (135MHz LS_CLK)84 - HBR2 (270MHz LS_CLK)"
          },
          "MISC_LS_CLK_REF_CLK_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000043",
            "Comment": "Reference clock is reg_clk (27MHz - 270MHz).  Try dividing by 3, this makes a good starting point."
          }
        }
      },
      "MISC_LS_CLK_STATUS": {
        "Offset": 12,
        "Description": "DP Rx LS clock status.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00001F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC_LS_CLK_MUX_OUTPUT_EN": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "selected clock as seen by the output of the clock-mux"
          },
          "MISC_LS_CLK_MUX_NEW_CLK_IS_DEAD": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "currently-selectedd clock is dead.  Deal with it."
          },
          "MISC_LS_CLK_MUX_OLD_CLK_WAS_DEAD": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "previously-selected clock was dead, and watchdog timer had to asynchronously reset the MUX."
          },
          "MISC_LS_CLK_MUX_CHANGE_IN_PROGRESS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LS_CLK MUX is currently in process of being switched to a new clock"
          },
          "MISC_LS_CLK_IS_STABLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LS clock is stable"
          }
        }
      },
      "MISC_SPARE0": {
        "Offset": 24,
        "Description": "Spare RW registers.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC_SPARE0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO."
          }
        }
      },
      "MISC_SPARE1": {
        "Offset": 28,
        "Description": "Spare RW registers.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC_SPARE1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO."
          }
        }
      },
      "MISC_DEBUG": {
        "Offset": 32,
        "Description": "DP Rx top-level debug-bus MUX control.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00010007",
        "Write Mask": "0x00010007",
        "Reset Value": "0x00000000",
        "Bits": {
          "MISC_REG_RBIF_FORCE_CLK_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force reg_clk register bus clock enable.  Only for backup in case register events are broken."
          },
          "MISC_DBG_TAP_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug-bus tap select.  Reference debug configuration registers in each sub-domain for further selection.0 = Mainlink1 = Audio/SDP2 = RxAFE4 = AUX/GTC5 = RxAFE HW CTRL6 = LTTPR UFP RX7 = HDCP22"
          }
        }
      },
      "MISC_HPD_PAD_CTRL": {
        "Offset": 44,
        "Description": "HPD pad configuration. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000027",
        "Bits": {
          "MISC_HPD_SCHMT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "HPD Schmitt enable."
          },
          "MISC_HPD_SLEW": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD slew enable."
          },
          "MISC_HPD_PUEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD pull up enable."
          },
          "MISC_HPD_PDEN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "HPD pull down enable."
          },
          "MISC_HPD_DRV": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "HPD drive strength."
          }
        }
      },
      "INTR_HPD_INT_STATUS": {
        "Offset": 256,
        "Description": "HPD interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "2ms IRQ holdoff period completion interrupt"
          },
          "INTR_HPD_IRQ_CMPLT_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Transmission of HPD IRQ is complete"
          },
          "INTR_HPD_SRC_DET_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source detect (AUX- biased to ~3.0V) interrupt"
          },
          "INTR_HPD_IRQ_DET_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD IRQ detection interrupt"
          },
          "INTR_HPD_UNPLUG_DET_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD unplug detection interrupt"
          },
          "INTR_HPD_PLUG_DET_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD plug detection interrupt"
          }
        }
      },
      "INTR_AFE_INT_STATUS": {
        "Offset": 264,
        "Description": "AFE interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x007C0FF7",
        "Write Mask": "0x007C0FF7",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_AFE_AEQ_DONE_INT_STATUS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE3_AEQ_DONE_INT_STATUS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE2_AEQ_DONE_INT_STATUS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE1_AEQ_DONE_INT_STATUS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE0_AEQ_DONE_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE3_DATAVALID_EDGE_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE2_DATAVALID_EDGE_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE1_DATAVALID_EDGE_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE0_DATAVALID_EDGE_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE3_AEQ_TB_EVENT_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE2_AEQ_TB_EVENT_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE1_AEQ_TB_EVENT_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LANE0_AEQ_TB_EVENT_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_DATAVALID_EDGE_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_AEQ_TB_EVENT_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_AFE_LS_CLK_LOCK_LOSS_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "INTR_PHY_INT_STATUS": {
        "Offset": 272,
        "Description": "Mainlink PHY interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0xF1FFFFFF",
        "Write Mask": "0xF1FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_PHY_MANY_CURR_ERRS_LANE3_INT_STATUS": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY too-many current errors detected for lane3"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE2_INT_STATUS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY too-many current errors detected for lane2"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE1_INT_STATUS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY too-many current errors detected for lane1"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE0_INT_STATUS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY too-many current errors detected for lane0"
          },
          "INTR_PHY_TP4_UNLOCK_INT_STATUS": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP4 lock lost"
          },
          "INTR_PHY_TP4_LOCK_INT_STATUS": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP4 lock aqcuired"
          },
          "INTR_PHY_FEC_UNCORR_BLOCK_INT_STATUS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FEC could not correct block"
          },
          "INTR_PHY_FEC_CORR_BLOCK_INT_STATUS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FEC corrected block"
          },
          "INTR_PHY_FEC_UNEXP_PM_INT_STATUS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FEC detected unexpected parity marker"
          },
          "INTR_PHY_FEC_DECODE_DIS_INT_STATUS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FEC_DECODE_DIS sequence detected"
          },
          "INTR_PHY_FEC_DECODE_EN_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FEC_DECODE_EN sequence detected"
          },
          "INTR_PHY_FAST_TRAINING_DONE_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY Fast training done"
          },
          "INTR_PHY_ALPM_STANDBY_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY ALPM Standby detected"
          },
          "INTR_PHY_ALPM_SLEEP_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY ALPM Sleep detected"
          },
          "INTR_PHY_MANY_ERRS_INT_STATUS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY too-many errors detected"
          },
          "INTR_PHY_UPAT_UNLOCK_INT_STATUS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY UPAT lock lost"
          },
          "INTR_PHY_UPAT_LOCK_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY UPAT lock aqcuired"
          },
          "INTR_PHY_PRBS_UNLOCK_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY PRBS lock lost"
          },
          "INTR_PHY_PRBS_LOCK_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY PRBS lock aqcuired"
          },
          "INTR_PHY_LANE_ALIGN_UNLOCK_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY lane alignment lock lost"
          },
          "INTR_PHY_LANE_ALIGN_LOCK_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY lane alignment lock aqcuired"
          },
          "INTR_PHY_SYM_ALIGN_UNLOCK_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY symbol alignment lock lost"
          },
          "INTR_PHY_SYM_ALIGN_LOCK_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY symbol alignment lock aqcuired"
          },
          "INTR_PHY_TP3_UNLOCK_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP3 lock lost"
          },
          "INTR_PHY_TP3_LOCK_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP3 lock aqcuired"
          },
          "INTR_PHY_TP2_UNLOCK_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP2 lock lost"
          },
          "INTR_PHY_TP2_LOCK_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP2 lock aqcuired"
          },
          "INTR_PHY_TP1_UNLOCK_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP1 lock lost"
          },
          "INTR_PHY_TP1_LOCK_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PHY TP1 lock aqcuired"
          }
        }
      },
      "INTR_HPD_INT_EN": {
        "Offset": 320,
        "Description": "HPD interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for IRQ_HOLDOFF_CMPLT_INT_STATUS"
          },
          "INTR_HPD_IRQ_CMPLT_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for IRQ_CMPLT_INT_STATUS"
          },
          "INTR_HPD_SRC_DET_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for SRC_DET_INT_STATUS"
          },
          "INTR_HPD_IRQ_DET_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for IRQ_DET_INT_STATUS"
          },
          "INTR_HPD_UNPLUG_DET_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for UNPLUG_DET_INT_STATUS"
          },
          "INTR_HPD_PLUG_DET_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PLUG_DET_INT_STATUS"
          }
        }
      },
      "INTR_AFE_INT_EN": {
        "Offset": 328,
        "Description": "AFE interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x007C0FF7",
        "Write Mask": "0x007C0FF7",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_AFE_AEQ_DONE_INT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AEQ_DONE_INT_STATUS"
          },
          "INTR_AFE_LANE3_AEQ_DONE_INT_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE3_AEQ_DONE_INT_STATUS"
          },
          "INTR_AFE_LANE2_AEQ_DONE_INT_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE2_AEQ_DONE_INT_STATUS"
          },
          "INTR_AFE_LANE1_AEQ_DONE_INT_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE1_AEQ_DONE_INT_STATUS"
          },
          "INTR_AFE_LANE0_AEQ_DONE_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE0_AEQ_DONE_INT_STATUS"
          },
          "INTR_AFE_LANE3_DATAVALID_EDGE_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE3_DATAVALID_EDGE_INT_STATUS"
          },
          "INTR_AFE_LANE2_DATAVALID_EDGE_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE2_DATAVALID_EDGE_INT_STATUS"
          },
          "INTR_AFE_LANE1_DATAVALID_EDGE_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE1_DATAVALID_EDGE_INT_STATUS"
          },
          "INTR_AFE_LANE0_DATAVALID_EDGE_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE0_DATAVALID_EDGE_INT_STATUS"
          },
          "INTR_AFE_LANE3_AEQ_TB_EVENT_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE3_AEQ_TB_EVENT_INT_STATUS"
          },
          "INTR_AFE_LANE2_AEQ_TB_EVENT_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE2_AEQ_TB_EVENT_INT_STATUS"
          },
          "INTR_AFE_LANE1_AEQ_TB_EVENT_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE1_AEQ_TB_EVENT_INT_STATUS"
          },
          "INTR_AFE_LANE0_AEQ_TB_EVENT_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE0_AEQ_TB_EVENT_INT_STATUS"
          },
          "INTR_AFE_DATAVALID_EDGE_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DATAVALID_EDGE_INT_STATUS"
          },
          "INTR_AFE_AEQ_TB_EVENT_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AEQ_TB_EVENT_INT_STATUS"
          },
          "INTR_AFE_LS_CLK_LOCK_LOSS_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LS_CLK_LOCK_LOSS_INT_STATUS"
          }
        }
      },
      "INTR_PHY_INT_EN": {
        "Offset": 336,
        "Description": "Mainlink PHY interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0xF1FFFFFF",
        "Write Mask": "0xF1FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_PHY_MANY_CURR_ERRS_LANE3_INT_EN": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MANY_CURR_ERRS_LANE3_INT_STATUS"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE2_INT_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MANY_CURR_ERRS_LANE2_INT_STATUS"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE1_INT_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MANY_CURR_ERRS_LANE1_INT_STATUS"
          },
          "INTR_PHY_MANY_CURR_ERRS_LANE0_INT_EN": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MANY_CURR_ERRS_LANE0_INT_STATUS"
          },
          "INTR_PHY_TP4_UNLOCK_INT_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP4_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_TP4_LOCK_INT_EN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP4_LOCK_INT_STATUS"
          },
          "INTR_PHY_FEC_UNCORR_BLOCK_INT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FEC_UNCORR_BLOCK_INT_STATUS"
          },
          "INTR_PHY_FEC_CORR_BLOCK_INT_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FEC_CORR_BLOCK_INT_STATUS"
          },
          "INTR_PHY_FEC_UNEXP_PM_INT_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FEC_UNEXP_PM_INT_STATUS"
          },
          "INTR_PHY_FEC_DECODE_DIS_INT_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FEC_DECODE_DIS_INT_STATUS"
          },
          "INTR_PHY_FEC_DECODE_EN_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FEC_DECODE_EN_INT_STATUS"
          },
          "INTR_PHY_FAST_TRAINING_DONE_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAST_TRAINING_DONE_INT_STATUS"
          },
          "INTR_PHY_ALPM_STANDBY_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ALPM_STANDBY_INT_STATUS"
          },
          "INTR_PHY_ALPM_SLEEP_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ALPM_SLEEP_INT_STATUS"
          },
          "INTR_PHY_MANY_ERRS_INT_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MANY_ERRS_INT_STATUS"
          },
          "INTR_PHY_UPAT_UNLOCK_INT_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for UPAT_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_UPAT_LOCK_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for UPAT_LOCK_INT_STATUS"
          },
          "INTR_PHY_PRBS_UNLOCK_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PRBS_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_PRBS_LOCK_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PRBS_LOCK_INT_STATUS"
          },
          "INTR_PHY_LANE_ALIGN_UNLOCK_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE_ALIGN_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_LANE_ALIGN_LOCK_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for LANE_ALIGN_LOCK_INT_STATUS"
          },
          "INTR_PHY_SYM_ALIGN_UNLOCK_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for SYM_ALIGN_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_SYM_ALIGN_LOCK_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for SYM_ALIGN_LOCK_INT_STATUS"
          },
          "INTR_PHY_TP3_UNLOCK_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP3_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_TP3_LOCK_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP3_LOCK_INT_STATUS"
          },
          "INTR_PHY_TP2_UNLOCK_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP2_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_TP2_LOCK_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP2_LOCK_INT_STATUS"
          },
          "INTR_PHY_TP1_UNLOCK_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP1_UNLOCK_INT_STATUS"
          },
          "INTR_PHY_TP1_LOCK_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TP1_LOCK_INT_STATUS"
          }
        }
      },
      "INTR_INT0_MASK": {
        "Offset": 384,
        "Description": "top-level interrupt mask",
        "Read Mask": "0x00000017",
        "Write Mask": "0x00000017",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_INT0_PHY_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT0_AFE_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT0_AUX_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT0_HPD_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "INTR_INT0_STATUS": {
        "Offset": 388,
        "Description": "top-level interrupt status",
        "Read Mask": "0x00000017",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_INT0_PHY_STS": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT0_AFE_STS": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT0_AUX_STS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT0_HPD_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "INTR_INT1_MASK": {
        "Offset": 392,
        "Description": "top-level interrupt mask",
        "Read Mask": "0x00000017",
        "Write Mask": "0x00000017",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_INT1_PHY_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT1_AFE_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT1_AUX_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "INTR_INT1_HPD_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "INTR_INT1_STATUS": {
        "Offset": 396,
        "Description": "top-level interrupt status",
        "Read Mask": "0x00000017",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_INT1_PHY_STS": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT1_AFE_STS": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT1_AUX_STS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "INTR_INT1_HPD_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "INTR_CTRL": {
        "Offset": 400,
        "Description": "Interrupt control.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "INTR_IGNORE_INIT_DONES": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore INIT_DONE signals in the event something terrible happens in silicon."
          }
        }
      },
      "AFE_ML_BG_CTRL_0": {
        "Offset": 512,
        "Description": "Band-Gap Control register 0. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000001",
        "Bits": {
          "AFE_ML_BG_ITEST_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Bandgap ITEST option"
          },
          "AFE_ML_BG_VTEST_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Bandgap VTEST option"
          },
          "AFE_ML_BG_RES_TRIM": {
            "Position": [
              3,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Resistor Trim"
          },
          "AFE_ML_BG_REF_CTRL": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Reference Control"
          },
          "AFE_ML_BG_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bandgap Enable0: Disable bandgap reference to select CYA"
          }
        }
      },
      "AFE_ML_DPPLL_CTRL_0": {
        "Offset": 572,
        "Description": "HSPLL CTRL 0",
        "Read Mask": "0x1F3F7F0F",
        "Write Mask": "0x1F3F7F0F",
        "Reset Value": "0x00000008",
        "Bits": {
          "AFE_ML_DPPLL_REGBYP": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "QP regulator bypass"
          },
          "AFE_ML_DPPLL_RESTRIM": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regulator resistor trim - use main BGR value"
          },
          "AFE_ML_DPPLL_RESERVED_0": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved"
          },
          "AFE_ML_DPPLL_VCTRL_TEST": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local enable for VCTRL test node"
          },
          "AFE_ML_DPPLL_TESTDRV_DIG": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital test output enable"
          },
          "AFE_ML_DPPLL_TESTDRV_ANA": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Need to update - Test output select: resistor grounding, n-p=R=4.43k: vdd/vss noise testing, p-vss, n-vdd: standard vt ring osc: pll refclk (270MHz): pll fbclk (270MHz): pll vc testing, p-vc, n-vdd: bg 50uA (outp), p-pll bias, n-TCI test current: TCI PLL analog test out"
          },
          "AFE_ML_DPPLL_QPREF": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "QP bias control for HSPLL: Igm bias: Ir bias"
          },
          "AFE_ML_DPPLL_REFDIV_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Ref input clock divider: 1'b0 = Div1"
          },
          "AFE_ML_DPPLL_REFSEL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Reference clock selectPLL only: Ref clock from system PLL: Ref clock from Vid PLL"
          },
          "AFE_ML_DPPLL_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Power down"
          }
        }
      },
      "AFE_ML_DPPLL_CTRL_1": {
        "Offset": 576,
        "Description": "HSPLL CTRL 1",
        "Read Mask": "0xBFFFF3FF",
        "Write Mask": "0xBFFFF3FF",
        "Reset Value": "0x24C1D154",
        "Bits": {
          "AFE_ML_DPPLL_PLL_PDN_INT": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL powerdown control"
          },
          "AFE_ML_DPPLL_CKGEN_INT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL Clkgen module enable"
          },
          "AFE_ML_DPPLL_PLL_RST_INT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force PLL open loop for VCO testing. QP off."
          },
          "AFE_ML_DPPLL_CMLMUX_CTRL": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Increase current from 1mA default to 1.4mA"
          },
          "AFE_ML_DPPLL_PLL_QP_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL charge pump enable"
          },
          "AFE_ML_DPPLL_LPFR_DN_INT": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LPF resistor setting. Refer to LPFR_UP_INT."
          },
          "AFE_ML_DPPLL_LPFR_UP_INT": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LPFR_ADJ LPFR_DN_INT LPFR_UP_INT Resistance         00          11     500ohm         01          11     600ohm         00          01     700ohm         00          01     800ohm"
          },
          "AFE_ML_DPPLL_VCTRL": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL Vc setting. LSB 5b binary, MSB thermo.PLL reset, PLL Vc forced to this value.testing, configuring this reg and measuring Vc fromdriver gives the fosc-Vc"
          },
          "AFE_ML_DPPLL_LPFR_ADJ": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LPF Resistor value adjust"
          },
          "AFE_ML_DPPLL_IPREDRVCTRL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL final main driver current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
          },
          "AFE_ML_DPPLL_ICMLMUXCTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL clkgen current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
          },
          "AFE_ML_DPPLL_ICMLDIVCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL d2s current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
          },
          "AFE_ML_DPPLL_ICMLBUFCTRL": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "PLL osc buffer current control: 87.5%%, 01: 100%%, 10: 112.5%%, 11: 125%%"
          },
          "AFE_ML_DPPLL_PULL_VC": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset PLL"
          },
          "AFE_ML_DPPLL_IPLLCTRL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "PLL global bias control: 50%%, 001: 62.5%%, 010: 75%%, 011: 87.5%%: 100%%, 101: 112.5%%, 110: 125%%, 111: 137.5%%"
          }
        }
      },
      "AFE_ML_DPPLL_CTRL_2": {
        "Offset": 580,
        "Description": "HSPLL CTRL 2",
        "Read Mask": "0x17F7FFFF",
        "Write Mask": "0x17F7FFFF",
        "Reset Value": "0x038400F0",
        "Bits": {
          "AFE_ML_DPPLL_MODE": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mode sel for PLL post-divider, 0: PLLDIVEXT, 1: OUTDIVINT"
          },
          "AFE_ML_DPPLL_PLLDIVEXT": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.external mode to work: MODE=0: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
          },
          "AFE_ML_DPPLL_REFCLK_DIV": {
            "Position": [
              21,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "HSPLL RefClk Input Divide Selection'b100 : /2, 3'b110 : /3, 3'b010 : /4, 3'b011 : /5"
          },
          "AFE_ML_DPPLL_IGM_BIAS_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HSPLL Igm bias enable"
          },
          "AFE_ML_DPPLL_CMLBUF_CTRL": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CML buffer swing setting:: 100, 001: 150, 010: 200, 011: 250: 300, 101: 350, 110: 400, 111: 450"
          },
          "AFE_ML_DPPLL_QP2_LOWBIAS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 low bias option: 100%%: 80%%"
          },
          "AFE_ML_DPPLL_QP_LOWBIAS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump1 low bias option: 100%%: 80%%"
          },
          "AFE_ML_DPPLL_IQP2IN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 input current: 50uA, 1: 25uA"
          },
          "AFE_ML_DPPLL_IQPIN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump1 input current: 50uA, 1: 25uA"
          },
          "AFE_ML_DPPLL_QP2_CTRL": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL charge pump2 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
          },
          "AFE_ML_DPPLL_QP_CTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "PLL charge pump1 control: 0, 0001: 6.25u, 0010: 12.5u, 0011: 18.75u: 25u, 0101: 31.25u, 0110: 37.5u, 0111: 43.75u1000: 50u, 1001: 56.25u, 1010: 62.5u, 1011: 68.75u: 75u, 1101: 81.25u, 1110: 87.5u, 1111: 93.75u"
          },
          "AFE_ML_DPPLL_QP2ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "2nd charge pump enable"
          },
          "AFE_ML_DPPLL_OUTDIVINT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PLL output divider internal control: f(PLL) = f(VCO)/n or TX PLL only.  Not for System PLL.internal mode to work: MODE=1: 000: /4, 001: /2, 010: /2, 011: /1: 000: /1, 001: /2, 010: /4, 011: /8, 1xx: /16"
          }
        }
      },
      "AFE_ML_DPPLL_CTRL_3": {
        "Offset": 584,
        "Description": "HSPLL CTRL 3",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x000002DB",
        "Bits": {
          "AFE_ML_DPPLL_FBDIV": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x000002DB",
            "Comment": "HSPLL feedback divider select[2:0] 3rd Divider :'h4 : /2, 3'h6: /3, 3'h2: /4, 3'h3 : /5[5:3] 2nd Divider[8:6] 1st Divider[9] 1'b0: No 3rd Divider, 1'b1: Yes 3rd Dividerx110: /8x118: /10x336: /18x3b6: /27x31c: /20x332: /24x0d8: /25x31a: /40x2db: /125"
          }
        }
      },
      "AFE_ML_PD_CTRL": {
        "Offset": 604,
        "Description": "ML Lane powerdown",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000F0F",
        "Reset Value": "0x00000F0F",
        "Bits": {
          "AFE_ML_LANE3_TERMCMPD": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Lane 3 RX Vcm gen power down"
          },
          "AFE_ML_LANE2_TERMCMPD": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Lane 2 RX Vcm gen power down"
          },
          "AFE_ML_LANE1_TERMCMPD": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Lane 1 RX Vcm gen power down"
          },
          "AFE_ML_LANE0_TERMCMPD": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Lane 0 RX Vcm gen power down"
          },
          "AFE_ML_LANE3_PD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RX Lane 3 power down"
          },
          "AFE_ML_LANE2_PD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RX Lane 2 power down"
          },
          "AFE_ML_LANE1_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RX Lane 1 power down"
          },
          "AFE_ML_LANE0_PD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RX Lane 0 power down"
          }
        }
      },
      "AFE_ML_COMMON_CTRL_0": {
        "Offset": 744,
        "Description": "ML common control 0",
        "Read Mask": "0xFE7F0770",
        "Write Mask": "0xFE7F0770",
        "Reset Value": "0x02440000",
        "Bits": {
          "AFE_ML_DEBUG_STATE": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ state to advance to in debug mode"
          },
          "AFE_ML_DEBUG_CLK": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ debug clock"
          },
          "AFE_ML_DEBUG_MODE": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ debug mode"
          },
          "AFE_ML_AEQ_INVCLK_SEL": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Invert AEQ clock - Default=1 to allow margin in timing at aeq_top"
          },
          "AFE_ML_RESET_AEQ_EACH_TPS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables Re-eqlock with new TPS w/o bw change/lane cnt change."
          },
          "AFE_ML_RESET_AEQ_IN_TP0": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for resetting the AEQ when entering TP0 in HW LT."
          },
          "AFE_ML_RESET_AEQ_IN_TP23": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for resetting the AEQ when entering TP2/TP3 in HW LT."
          },
          "AFE_ML_RESET_CDR_IN_TP23": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for resetting the CDR when entering TP2/TP3 in HW LT."
          },
          "AFE_ML_HW_AEQ_MODE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for full AEQ for HW LT mode."
          },
          "AFE_ML_HWLT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for RxAFE portion of Hardware link training module."
          },
          "AFE_ML_PM_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables RxAFE PM Hardware control module"
          },
          "AFE_ML_EI_SAMPLE_LIMIT_STDBY": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Standby Mode EI Sample counts - in ls_clk units.'b000: 12'h1F'b001: 12'h7F'b010: 12'hFF'b011: 12'h1FF'b100: 12'h7FF'b101: 12'hFFF'b110: 12'h1FFF'b111: 12'h3FFF"
          },
          "AFE_ML_EI_SAMPLE_LIMIT_NOM": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sample counts used only in the IDLE checking state - in ls_clk units.'b000: 12'h1F'b001: 12'h7F'b010: 12'hFF'b011: 12'h1FF'b100: 12'h7FF'b101: 12'hFFF'b110: 12'h1FFF'b111: 12'h3FFF"
          }
        }
      },
      "AFE_ML_DPCD_COPY": {
        "Offset": 756,
        "Description": "DPCD register copy",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_USB_DS_MISC_TRAINING_PATTERN_SET": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD Training pattern set copy for USB DS Rx"
          },
          "AFE_ML_LANE3_MISC_TRAINING_PATTERN_SET": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD Training pattern set copy for Lane3"
          },
          "AFE_ML_LANE2_MISC_TRAINING_PATTERN_SET": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD Training pattern set copy for Lane2"
          },
          "AFE_ML_LANE1_MISC_TRAINING_PATTERN_SET": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD Training pattern set copy for Lane1"
          },
          "AFE_ML_LANE0_MISC_TRAINING_PATTERN_SET": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD Training pattern set copy for Lane02'b00 - No training2'b01 - Training pattern 12'b10 - Training pattern 22'b11 - Training pattern 3"
          }
        }
      },
      "AFE_ML_RESET_CTRL": {
        "Offset": 760,
        "Description": "Main link reset control",
        "Read Mask": "0x003D3DEF",
        "Write Mask": "0x003D3DEF",
        "Reset Value": "0x00010000",
        "Bits": {
          "AFE_ML_LANE3_DP_USB_PLLSEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LANE0 DP/USB pll select 1=DP,0=USB"
          },
          "AFE_ML_LANE2_DP_USB_PLLSEL": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LANE0 DP/USB pll select 1=DP,0=USB"
          },
          "AFE_ML_LANE1_DP_USB_PLLSEL": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LANE0 DP/USB pll select 1=DP,0=USB"
          },
          "AFE_ML_LANE0_DP_USB_PLLSEL": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LANE0 DP/USB pll select 1=DP,0=USB"
          },
          "AFE_ML_DPPLL_RST": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "HSPLL reset, active high"
          },
          "AFE_ML_LANE3_BITCDR_RST_N": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCDR FSM reset - Lane3, active low"
          },
          "AFE_ML_LANE2_BITCDR_RST_N": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCDR FSM reset - Lane2, active low"
          },
          "AFE_ML_LANE1_BITCDR_RST_N": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCDR FSM reset - Lane1, active low"
          },
          "AFE_ML_LANE0_BITCDR_RST_N": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BITCDR FSM reset - Lane0, active low"
          },
          "AFE_ML_LANE3_CDR_RST_N": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CDR FSM reset - Lane3, active low"
          },
          "AFE_ML_LANE2_CDR_RST_N": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CDR FSM reset - Lane2, active low"
          },
          "AFE_ML_LANE1_CDR_RST_N": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CDR FSM reset - Lane1, active low"
          },
          "AFE_ML_LANE0_CDR_RST_N": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CDR FSM reset - Lane0, active low"
          },
          "AFE_ML_LANE3_ADAPTEQ_RST_N": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM reset - Lane3, active low"
          },
          "AFE_ML_LANE2_ADAPTEQ_RST_N": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM reset - Lane2, active low"
          },
          "AFE_ML_LANE1_ADAPTEQ_RST_N": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM reset - Lane1, active low"
          },
          "AFE_ML_LANE0_ADAPTEQ_RST_N": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM reset - Lane0, active low"
          }
        }
      },
      "AFE_ML_INTERRUPT_CTRL_0": {
        "Offset": 764,
        "Description": "Main link Interrupt control 0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_AEQ_TB_SEL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select bit(s) of AEQ Testbus"
          }
        }
      },
      "AFE_ML_INTERRUPT_CTRL_1": {
        "Offset": 768,
        "Description": "Main link Interrupt control 1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_AEQ_TB_INV": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert bit(s) of AEQ Testbus"
          }
        }
      },
      "AFE_ML_INTERRUPT_CTRL_2": {
        "Offset": 772,
        "Description": "Mainlink Interrupt control 2",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000001F",
        "Reset Value": "0x0000001E",
        "Bits": {
          "AFE_ML_IGNORE_USB_DS_PD": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Ignore downstream USB signals when it is power down"
          },
          "AFE_ML_IGNORE_PD_LANES": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Ignore signals from lanes that are powered down"
          },
          "AFE_ML_DATAVALID_INT_SEL": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "selects rising or falling edge of DATAVALID status for interrupt:2'b00 - neither edge selected2'b01 - falling edge selected2'b10 - rising edge selected2'b11 - both edges selected"
          },
          "AFE_ML_AEQ_TB_ANDORX": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select AND(1) or OR(0) operation for creatingAEQ Testbus related interrupt"
          }
        }
      },
      "AFE_ML_PM_CTRL_0": {
        "Offset": 776,
        "Description": "RxAFE Power Management Control 0",
        "Read Mask": "0xFFFF7FFF",
        "Write Mask": "0xFFFF7FFF",
        "Reset Value": "0x00FF3FE5",
        "Bits": {
          "AFE_ML_HW_CNT_CDR_PU": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "RxAFE Time given in reg_clk cycles for CDR to lock during HWLT power-upnot HW_AEQ_MODE is low (instead of using HW_CNT_TP1 duration)"
          },
          "AFE_ML_HW_CNT_LN_RST": {
            "Position": [
              10,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Lane Reset period during startup in reg_clk cyclesgiven between Lanex CDR reset assertion and de-assertion duringlane bringup/reset"
          },
          "AFE_ML_LP_CNT_LN_PD": {
            "Position": [
              6,
              9
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Lane PowerDown Count Value for PM modes in reg_clk cyclesgiven between Lane PD and Reset assertion until PLL power down"
          },
          "AFE_ML_PM_EISAMP_STDBY_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for using EI_SAMPLE_STDBY for PM STANDBY mode"
          },
          "AFE_ML_PM_USE_STDBY_FOR_SLEEP": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for using FW_STANDBY in place of FW_SLEEP"
          },
          "AFE_ML_RESET_CDR_FWSTDBY": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables CDR reset in FW_STANDBY"
          },
          "AFE_ML_DATAVALID_CHECK": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for checking datavalid for tp*ready signals to PHY"
          },
          "AFE_ML_PI_LP_OPT": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "CDR PI power management controls[0] - Enables the Freeze Control during STANDBY[1] - Enables the Integral Force during STANDBY"
          }
        }
      },
      "AFE_ML_PM_CTRL_1": {
        "Offset": 780,
        "Description": "RxAFE Hardware Power Management Control 1",
        "Read Mask": "0xFFFF0FFF",
        "Write Mask": "0xFFFF0FFF",
        "Reset Value": "0x700000FF",
        "Bits": {
          "AFE_ML_HW_CNT_PLL_PU": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00007000",
            "Comment": "RxAFE Time given for PLL PowerUp  for ALPM in RegClks"
          },
          "AFE_ML_HW_CNT_PLL_RST": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "RxAFE Time given for holding PLL in reset during powerup in reg_clk cycles"
          }
        }
      },
      "AFE_ML_PM_CTRL_2": {
        "Offset": 784,
        "Description": "RxAFE Hardware Power Management Control 2",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x0FFFFFFF",
        "Reset Value": "0x00FF00FF",
        "Bits": {
          "AFE_ML_HW_CNT_AEQ_RST": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "RxAFE Time given for holding AEQ reset while cdr re-locks in TP23 - define"
          },
          "AFE_ML_HW_CNT_LN_PU": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "RxAFE Time given for Lane PowerUp for ALPM in RegClks"
          }
        }
      },
      "AFE_ML_PM_CTRL_3": {
        "Offset": 788,
        "Description": "RxAFE Hardware Power Management Control 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x05C600D3",
        "Bits": {
          "AFE_ML_HW_CNT_TP23": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000005C6",
            "Comment": "RxAFE TP23 Duration counter for AEQ_MODE in 64*RegClks"
          },
          "AFE_ML_HW_CNT_TP1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000D3",
            "Comment": "RxAFE TP1 Duration counter for AEQ_MODE in 64*RegClks"
          }
        }
      },
      "AFE_ML_PM_CTRL_4": {
        "Offset": 792,
        "Description": "RxAFE Hardware Power Management Control 4",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0FFF05C6",
        "Bits": {
          "AFE_ML_HW_CNT_DPCD_DONE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "DPCD 100/101/102 write done wait times in RegClks"
          },
          "AFE_ML_HW_CNT_TP0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000005C6",
            "Comment": "RxAFE TP0 Duration counter for AEQ_MODE in 64*RegClks"
          }
        }
      },
      "AFE_ML_PM_CTRL_5": {
        "Offset": 796,
        "Description": "RxAFE HW Power Management Control 5- Hardware Writable",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_EI_SAMPLE_STDBY_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select between Normal(0) and STDBY mode for EI-SAMPLE"
          }
        }
      },
      "AFE_ML_MISC_CTRL": {
        "Offset": 800,
        "Description": "TYPEC Cal & Test Control register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_ANALOG_TEST_SEL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RX analog test select register"
          },
          "AFE_ML_RES_CAL_HI": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Upper two bits of Resistor Calibration configuration"
          },
          "AFE_ML_TYPEC_DEBUG_BUS_SEL": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AFE_ML_VTEST_CTRL": {
            "Position": [
              9,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TypeC Test V Control Sel2'b00 : BandGap Test Out2'b01 : RCAL Vref2'b1X : RCAL Vtune"
          },
          "AFE_ML_RES_CAL": {
            "Position": [
              4,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Resistor Calibraton configuration"
          },
          "AFE_ML_RCAL_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Resistor Calib enable"
          },
          "AFE_ML_RCAL_CTRL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bandgap Resitor Calibration Control"
          }
        }
      },
      "AFE_ML_RCAL_STATUS": {
        "Offset": 804,
        "Description": "Resistor Calibration Status register",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_RCAL_OUT": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bandgap Resistor Calib enable",
            "Defines": "skip_reset_regtest"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_0": {
        "Offset": 808,
        "Description": "Lane CTRL 0, Lane0",
        "Read Mask": "0xFF3F7FFF",
        "Write Mask": "0xFF3F7FFF",
        "Reset Value": "0xFF3B0A45",
        "Bits": {
          "AFE_ML_LANE0_EYE_F_BYPASS": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for FINE Eye Cal"
          },
          "AFE_ML_LANE0_EYE_BYPASS": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for Eye Measure"
          },
          "AFE_ML_LANE0_PIOFFS_BYPASS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for PI-Offset calibration"
          },
          "AFE_ML_LANE0_DC_BYPASS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for DC Measure"
          },
          "AFE_ML_LANE0_AC_BYPASS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for AC Measure"
          },
          "AFE_ML_LANE0_REFCTL_BYPASS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
          },
          "AFE_ML_LANE0_OFFC_TPS1_BYPASS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Offset Taps during TPS1"
          },
          "AFE_ML_LANE0_OFFC_BYPASS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Adder Offset Cancellation"
          },
          "AFE_ML_LANE0_AEQ_SOFT_RESET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
          },
          "AFE_ML_LANE0_CLKEDGE_SEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
          },
          "AFE_ML_LANE0_CONF_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM config load. Pulse high to load."
          },
          "AFE_ML_LANE0_CMCNTL": {
            "Position": [
              9,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
          },
          "AFE_ML_LANE0_RXTAPCNTL": {
            "Position": [
              7,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE bias control: 94%%: 75%%: 63%%: 54%%"
          },
          "AFE_ML_LANE0_TERMHIGHZ": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Rterm HighZ enable"
          },
          "AFE_ML_LANE0_TERMCMHIGH": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set input Common Mode to Vdd"
          },
          "AFE_ML_LANE0_TERMCNTL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Rterm control - typical"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_1": {
        "Offset": 812,
        "Description": "Lane CTRL 1, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_SATRANGE_SEL": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Integral loop saturation range.value represents highest saturation"
          },
          "AFE_ML_LANE0_TAP4_SEL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP4_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAP4_CONF": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP4_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP4 Polarity because of design changes"
          },
          "AFE_ML_LANE0_TAP3_POLARITY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP3 Polarity because of design changes"
          },
          "AFE_ML_LANE0_TAP3_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP3_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAP3_CONF": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP2_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP2 Polarity because of design changes"
          },
          "AFE_ML_LANE0_TAP2_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP2_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAP2_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP1_POLARITY": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP1 Polarity because of design changes"
          },
          "AFE_ML_LANE0_TAP1_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP1_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAP1_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_2": {
        "Offset": 816,
        "Description": "Lane CTRL 2, Lane0",
        "Read Mask": "0xFF6FFF7F",
        "Write Mask": "0xFF6FFF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_PI_CTRL_Q_OFFS": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
          },
          "AFE_ML_LANE0_PI_CTRL_SEL": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
          },
          "AFE_ML_LANE0_CTLE_CURVE_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects CTLE_CURVE_CONF permanently when set high"
          },
          "AFE_ML_LANE0_CTLE_CURVE_CONF": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve# - Programmed value"
          },
          "AFE_ML_LANE0_TAPOS_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAPOS Polarity because of design changes"
          },
          "AFE_ML_LANE0_TAPOS_O_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_O_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAPOS_O_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE0_TAPOS_E_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_E_CONF permanently when set high"
          },
          "AFE_ML_LANE0_TAPOS_E_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_3": {
        "Offset": 820,
        "Description": "Lane CTRL 3, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CTLE_PK2_CCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK1_CCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_VGA_CCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA CapCTRL Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN2_BWE_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN1_BWE_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK2_BWE_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK1_BWE_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_VGA_BWE_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA BWE Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_4": {
        "Offset": 824,
        "Description": "Lane CTRL 4, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CTLE_VGA_ICTL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA ICTL Static  per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN2_RCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN1_RCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK2_RCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RSE Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK1_RCTRL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_VGA_RCTRL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN2_CCTRL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN1_CCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_5": {
        "Offset": 828,
        "Description": "Lane CTRL 5, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CTLE_GAIN1_RSCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK2_RSCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK1_RSCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_VGA_RSCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN2_ICTL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN1_ICTL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK2_ICTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_PK1_ICTL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 ICTL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_6": {
        "Offset": 832,
        "Description": "Lane CTRL 6, Lane0",
        "Read Mask": "0xFFFF77FF",
        "Write Mask": "0xFFFF77FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_RXDFE_ADDOCTL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Output Stage Ctrl"
          },
          "AFE_ML_LANE0_RXDFE_ADDICTL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Input Stage Ctrl"
          },
          "AFE_ML_LANE0_RXDFE_OUTGAIN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Out buffer DC gain enable"
          },
          "AFE_ML_LANE0_RXDFE_DCGAIN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE buffer DC gain enable"
          },
          "AFE_ML_LANE0_CTLEBIASCTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the CTLEBIASCTL Static per AEQ stage"
          },
          "AFE_ML_LANE0_CTLE_GAIN2_RSCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 RS CTRL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_7": {
        "Offset": 836,
        "Description": "Lane CTRL 7, Lane0",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000040",
        "Bits": {
          "AFE_ML_LANE0_PI_PROP_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_8": {
        "Offset": 840,
        "Description": "Lane CTRL 8, Lane0",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "AFE_ML_LANE0_PI_INTEGRAL_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_9": {
        "Offset": 844,
        "Description": "Lane CTRL 9, Lane0",
        "Read Mask": "0xF7FFFFFF",
        "Write Mask": "0xF7FFFFFF",
        "Reset Value": "0x00000086",
        "Bits": {
          "AFE_ML_LANE0_RBIAS_TRIM": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE bias circuit Rtrim settings"
          },
          "AFE_ML_LANE0_GAIN_RLOAD_TRIM": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load resistor trim setting"
          },
          "AFE_ML_LANE0_GAIN_RLOAD_CTRL": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load rtrim control"
          },
          "AFE_ML_LANE0_PK2_RLOAD_CTRL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load rtrim control"
          },
          "AFE_ML_LANE0_PK2_RLOAD_TRIM": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load resistor trim setting"
          },
          "AFE_ML_LANE0_DCCPD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC PowerDown for ODS Clock network"
          },
          "AFE_ML_LANE0_DCCCNTL": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC Control Configuration"
          },
          "AFE_ML_LANE0_VGAPK_RLOAD_TRIM": {
            "Position": [
              10,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load resistor trim setting"
          },
          "AFE_ML_LANE0_VGAPK_RLOAD_CTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load rtrim control"
          },
          "AFE_ML_LANE0_EI_HYST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
          },
          "AFE_ML_LANE0_VAC_TARGET": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "EI threshold setting for reference generator-310mV with ~10mV steps"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_10": {
        "Offset": 848,
        "Description": "Lane CTRL 10, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x3FE00005",
        "Bits": {
          "AFE_ML_LANE0_BB_CTRL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00003FE0",
            "Comment": "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
          },
          "AFE_ML_LANE0_ATEST_CTRL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Analog Test Ctrl for TYPEC RX"
          },
          "AFE_ML_LANE0_TERMVCMRCTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TERMination VCM Resistor control"
          },
          "AFE_ML_LANE0_REG_HIGHBIASCUR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bias control for DFE"
          },
          "AFE_ML_LANE0_BITCDR_GATEX_DV_CTRL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE0_BITCDR_GATEX_HW_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for HW to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE0_BITCDR_CLK_GATEX": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "BitCDR Clk Gate Function Added for LFPS mode"
          }
        }
      },
      "AFE_ML_LANE0_LANE_CTRL_11": {
        "Offset": 852,
        "Description": "Lane CTRL 11, Lane0",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_ALT_DATAVALID_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
          }
        }
      },
      "AFE_ML_LANE0_CDR_CTRL_0": {
        "Offset": 856,
        "Description": "ML CDR Control register 0",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_PI_INT_FILT_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI Integral loop filter select: 0-Titan, 1-Tesla"
          },
          "AFE_ML_LANE0_INTBLOCK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables integral loop to be disabled"
          },
          "AFE_ML_LANE0_PI_FREEZE_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Freeze the PI control output"
          },
          "AFE_ML_LANE0_CDR_TESTBUS_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX CDR testbus select, controls cdr_testbusoutput"
          }
        }
      },
      "AFE_ML_LANE0_ODS_CTRL": {
        "Offset": 860,
        "Description": "Control for ODS",
        "Read Mask": "0x00FF300A",
        "Write Mask": "0x00FF300A",
        "Reset Value": "0x00000008",
        "Bits": {
          "AFE_ML_LANE0_ODS_PI_CTRL_ADJ": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase adjustment for ODS PI code"
          },
          "AFE_ML_LANE0_ERRDATASEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
          },
          "AFE_ML_LANE0_ODS_SYNC_ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock synchronization enable, should be highERRCLKEN=1"
          },
          "AFE_ML_LANE0_ODS_ENABLE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Overall ODS mode enable"
          }
        }
      },
      "AFE_ML_LANE0_AFE_CTRL_0": {
        "Offset": 864,
        "Description": "AFE Control 0",
        "Read Mask": "0x7FFFFFFF",
        "Write Mask": "0x7FFFFFFF",
        "Reset Value": "0x003F0C00",
        "Bits": {
          "AFE_ML_LANE0_PICAPCNTL": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
          },
          "AFE_ML_LANE0_PIBIASCNTL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
          },
          "AFE_ML_LANE0_PIICNTL": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "PI pre-buffer current control - data rate dependent"
          },
          "AFE_ML_LANE0_CTLEOFFSETAMPGAIN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset AMP Gain configuration"
          },
          "AFE_ML_LANE0_CTLEOFFSETCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Control"
          },
          "AFE_ML_LANE0_CTLEOFFSETSEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Select"
          },
          "AFE_ML_LANE0_CTLEOFFSETAMPEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Amp Enable"
          },
          "AFE_ML_LANE0_CTLELOWBIAS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
          },
          "AFE_ML_LANE0_PIPRELOADHI": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
          },
          "AFE_ML_LANE0_BITCDR_DIV2ENX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit CDR clock divider; 0=2, 1=4"
          },
          "AFE_ML_LANE0_CDR_INVCLK_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CDR clock"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_0": {
        "Offset": 868,
        "Description": "Equalizer Control Min-Max 0",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04C81000",
        "Bits": {
          "AFE_ML_LANE0_TAPOS_MIN": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE0_TAP4_MIN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
          },
          "AFE_ML_LANE0_TAP3_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE0_TAP2_MIN": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE0_TAP1_MIN": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_1": {
        "Offset": 872,
        "Description": "Equalizer Control Min-Max 1",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04481030",
        "Bits": {
          "AFE_ML_LANE0_TAPOS_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE0_TAP4_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
          },
          "AFE_ML_LANE0_TAP3_MAX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE0_TAP2_MAX": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE0_TAP1_MAX": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000030",
            "Comment": "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_2": {
        "Offset": 876,
        "Description": "Equalizer Control Min-Max 2",
        "Read Mask": "0x60FF0000",
        "Write Mask": "0x60FF0000",
        "Reset Value": "0x60F00000",
        "Bits": {
          "AFE_ML_LANE0_CTLE_CURVE_REFINE_CNT": {
            "Position": [
              29,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "# of CURVEs that can proceed in the Curve/REFINE mode."
          },
          "AFE_ML_LANE0_CTLE_CURVE_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "CTLE Curves Max Value"
          },
          "AFE_ML_LANE0_CTLE_CURVE_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Curves Min Value"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_3": {
        "Offset": 880,
        "Description": "Equalizer Control Min-Max 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF00FF00",
        "Bits": {
          "AFE_ML_LANE0_BW_EN_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE0_BW_EN_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE0_PK_RC_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "PK RC Composite Max"
          },
          "AFE_ML_LANE0_PK_RC_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PK RC Composite Min"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_4": {
        "Offset": 884,
        "Description": "Equalizer Control Min-Max 4",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x1F00FF00",
        "Bits": {
          "AFE_ML_LANE0_RS_CTRL_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "CTLE RS CTRL Max"
          },
          "AFE_ML_LANE0_RS_CTRL_MIN": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE RS CTRL Min"
          },
          "AFE_ML_LANE0_ICTL_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "VGA and PK ICTL Composite Max"
          },
          "AFE_ML_LANE0_ICTL_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VGA and PK ICTL Composite Min"
          }
        }
      },
      "AFE_ML_LANE0_EQ_MINMAX_5": {
        "Offset": 888,
        "Description": "Equalizer Control Min-Max 5",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80088020",
        "Bits": {
          "AFE_ML_LANE0_PI_INTEGRAL_STEP_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Integral Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE0_PI_INTEGRAL_STEP_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
          },
          "AFE_ML_LANE0_PI_PROP_STEP_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Prop Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE0_PI_PROP_STEP_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_0": {
        "Offset": 892,
        "Description": "Equalizer Control register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00D5A2C0",
        "Bits": {
          "AFE_ML_LANE0_ODSSYNC_WAIT_CFG": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
          },
          "AFE_ML_LANE0_ODSDIV_SYNC_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
          },
          "AFE_ML_LANE0_ADAPT_PI_OFFS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
          },
          "AFE_ML_LANE0_PI_SHIFT_RIGHT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for getting finer PI-offset by dividing by 2"
          },
          "AFE_ML_LANE0_LOOP_SUM_PI": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Loop and sum mode for PI-ADAPT"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT_PI": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum PI option (4/8/16/32)"
          },
          "AFE_ML_LANE0_DCMEAS_OPT": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option for DC Measure"
          },
          "AFE_ML_LANE0_PIADAPT_SAMPLE_LIMIT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for PI-ADAPT"
          },
          "AFE_ML_LANE0_CONSEC_CNT_DC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Configuration for DC Measure, how many consecutive bits for DCMEAS"
          },
          "AFE_ML_LANE0_PI_ERR_OFFS_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
          },
          "AFE_ML_LANE0_PI_CTRL_ERR_AEQ": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
          },
          "AFE_ML_LANE0_AC_SAMPLE_LIMIT": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE0_PI_Q_ERR_CODE_SWAP": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
          },
          "AFE_ML_LANE0_ERRCLK_PWROPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
          },
          "AFE_ML_LANE0_EI_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE0_ERRCLK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
          },
          "AFE_ML_LANE0_OFFS_CANC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable offset cancellation"
          },
          "AFE_ML_LANE0_LPBKEN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
          },
          "AFE_ML_LANE0_FORCE_EI_VAL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "data_valid value to be forced when FORCE_EIEN=1"
          },
          "AFE_ML_LANE0_FORCE_EIEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable register force for data_valid"
          },
          "AFE_ML_LANE0_EIX_DC_COMPARE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare dc measurement during check for idle"
          },
          "AFE_ML_LANE0_EIX_AC_COMPARE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare ac measurement during check for idle"
          },
          "AFE_ML_LANE0_EIX_MEAS_OPT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to perform ac/dc measurement during check for idle"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_1": {
        "Offset": 896,
        "Description": "Equalizer Control register 1",
        "Read Mask": "0x00DFFFFF",
        "Write Mask": "0x00DFFFFF",
        "Reset Value": "0x001C8000",
        "Bits": {
          "AFE_ML_LANE0_OFFS_AEQ_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls OFFS AEQ stage influence polarity"
          },
          "AFE_ML_LANE0_AEQ_BYPASS_SECONDARY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
          },
          "AFE_ML_LANE0_CLKPAT6_ERR_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
          },
          "AFE_ML_LANE0_CONSEC6_ERR_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
          },
          "AFE_ML_LANE0_OFFC_ENGINE_MODE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to use engine vote tally for OFFC optimization"
          },
          "AFE_ML_LANE0_EYE_MEAS_RG_OFFC": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Separate enable for Return-to-Gold for OFFC TPS1"
          },
          "AFE_ML_LANE0_OFFC_TPS1_DO_MEAS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Just Measuring during OFFC_TPS1"
          },
          "AFE_ML_LANE0_AEQ_WAIT_LIMIT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Wait counter programming inside FSM"
          },
          "AFE_ML_LANE0_ENGINE_WAIT_CDR": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
          },
          "AFE_ML_LANE0_PITRANS_WAIT_CFG": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI_TRANS wait period between individual PI changes"
          },
          "AFE_ML_LANE0_ENGINE_PWAIT_CFG": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine extra wait period for patter check mode"
          },
          "AFE_ML_LANE0_ENGINE_WAIT_CFG2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for Sweep CTLE variable"
          },
          "AFE_ML_LANE0_ENGINE_WAIT_CFG1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for PI offs changes"
          },
          "AFE_ML_LANE0_EISWEEP_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Idle Exit process to sweep variables."
          },
          "AFE_ML_LANE0_IDLE_CHECK_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Idle detector check frequency in normal mode"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_2": {
        "Offset": 900,
        "Description": "Equalizer Control register 2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x29442200",
        "Bits": {
          "AFE_ML_LANE0_EYE_MEAS_RG": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to start at gold for PI during eye-measurement."
          },
          "AFE_ML_LANE0_EYE_MEAS_RZ": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to return to zero for PI during eye-measurement."
          },
          "AFE_ML_LANE0_EYE_DATA_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
          },
          "AFE_ML_LANE0_PIADAPT_REFTGT_OPT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If Enabled, forces the REFTGT to 0 for PIADAPT"
          },
          "AFE_ML_LANE0_DFESMPLFORCE": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
          },
          "AFE_ML_LANE0_FORCE_CANCEL": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Cancels current AEQ sweep upon 0 to 1 transition"
          },
          "AFE_ML_LANE0_FORCE_VADAPT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
          },
          "AFE_ML_LANE0_TIME_LIMIT_OPT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to double the timeout limit when timeout enabled"
          },
          "AFE_ML_LANE0_TIMEOUT_EN_IN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
          },
          "AFE_ML_LANE0_FLT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable FLT modeis needed  when idle exit is needed outside of TP1."
          },
          "AFE_ML_LANE0_PI_TRANS": {
            "Position": [
              19,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
          },
          "AFE_ML_LANE0_PI_TRANS_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for careful transition of PI code to avoid jumps"
          },
          "AFE_ML_LANE0_VIDEO_ADAPT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
          },
          "AFE_ML_LANE0_VIDEO_ADAPT_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
          },
          "AFE_ML_LANE0_REFINE_REF_TGT_F": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements in Fine Eye Measure"
          },
          "AFE_ML_LANE0_REFINE_REF_TGT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT_F": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT_AC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
          },
          "AFE_ML_LANE0_EYEMEAS_LOOP_LIMIT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop count (default 0 = 1 loop)"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_3": {
        "Offset": 904,
        "Description": "Equalizer Control register 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x144080A0",
        "Bits": {
          "AFE_ML_LANE0_LOOP_SUM_MEAS_AC": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the amplitude measure"
          },
          "AFE_ML_LANE0_LOOP_SUM_MEAS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the eye measure"
          },
          "AFE_ML_LANE0_CHECK_PI_PN_MEAS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for checking both sides of the eye for force-meaure"
          },
          "AFE_ML_LANE0_SAMPLE_LIMIT_MEAS": {
            "Position": [
              26,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for FORCE-MEASURE for the eye measure"
          },
          "AFE_ML_LANE0_EYEMEAS_LOOP_EN_MEAS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eyemeas Loop Mode enable for FORCE-MEASURE"
          },
          "AFE_ML_LANE0_FORCE_MEASURE": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AC/DC measure upon 0 to 1 transition"
          },
          "AFE_ML_LANE0_REFINE_MODE_MEAS": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT_MEAS": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE0_EYE_ERR_THR_MEAS": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE0_OFFC_DATA_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
          },
          "AFE_ML_LANE0_CHECK_PI_PN_OFFC": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Check both plus and minus sides of eye."
          },
          "AFE_ML_LANE0_OFFC_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sample limit for OFFC"
          },
          "AFE_ML_LANE0_REFINE_REF_TGT_OFFC": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE0_OFFC_TP1_SAMPLE_LIMIT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for OFFC_TPS1"
          },
          "AFE_ML_LANE0_REFINE_MODE_OFFC": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT_OFFC": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum total for OFFC"
          },
          "AFE_ML_LANE0_LOOP_SUM_OFFC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum option for OFFC during TPS1"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_4": {
        "Offset": 908,
        "Description": "Equalizer Control register 4",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5555F000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_REFINE_MODE_F_IN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage3:"
          },
          "AFE_ML_LANE0_AEQ2_REFINE_MODE_F_IN": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage2:"
          },
          "AFE_ML_LANE0_AEQ1_REFINE_MODE_F_IN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage1:"
          },
          "AFE_ML_LANE0_AEQ0_REFINE_MODE_F_IN": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage0:"
          },
          "AFE_ML_LANE0_AEQ3_REFINE_MODE_IN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage3:"
          },
          "AFE_ML_LANE0_AEQ2_REFINE_MODE_IN": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage2:"
          },
          "AFE_ML_LANE0_AEQ1_REFINE_MODE_IN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage1:"
          },
          "AFE_ML_LANE0_AEQ0_REFINE_MODE_IN": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE0_CHECK_PI_PN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Enables pos+neg pi offset check, Per AEQ Flow Stage."
          },
          "AFE_ML_LANE0_LOOP_SUM_EN_F": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
          },
          "AFE_ML_LANE0_LOOP_SUM_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
          },
          "AFE_ML_LANE0_EYEMEAS_LOOP_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop enable Per AEQ Flow Stage."
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_5": {
        "Offset": 912,
        "Description": "Equalizer Control register 5",
        "Read Mask": "0xFFFF3F3F",
        "Write Mask": "0xFFFF3F3F",
        "Reset Value": "0xFF000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_FS_MAX": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
          },
          "AFE_ML_LANE0_AEQ2_FS_MAX": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
          },
          "AFE_ML_LANE0_AEQ1_FS_MAX": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
          },
          "AFE_ML_LANE0_AEQ0_FS_MAX": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE0_LOOPSUM_LIMIT0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE0_EYE_ERR_THR3": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE0_EYE_ERR_THR2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE0_EYE_ERR_THR1": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE0_EYE_ERR_THR0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_6": {
        "Offset": 916,
        "Description": "Equalizer Control register 6",
        "Read Mask": "0xFFFF7777",
        "Write Mask": "0xFFFF7777",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_SAMPLE_FINE_LIMIT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE0_AEQ2_SAMPLE_FINE_LIMIT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE0_AEQ1_SAMPLE_FINE_LIMIT": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE0_AEQ0_SAMPLE_FINE_LIMIT": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE0_AEQ3_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE0_AEQ2_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE0_AEQ1_SAMPLE_LIMIT": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE0_AEQ0_SAMPLE_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_7": {
        "Offset": 920,
        "Description": "Equalizer Control register 7",
        "Read Mask": "0xFFFFF7FF",
        "Write Mask": "0xFFFFF7FF",
        "Reset Value": "0x00FFF023",
        "Bits": {
          "AFE_ML_LANE0_AEQ_PK_RC_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PKRC"
          },
          "AFE_ML_LANE0_AEQ_PK_RC_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PKRC"
          },
          "AFE_ML_LANE0_AEQ3_REFINE_RANGE": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE0_AEQ2_REFINE_RANGE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE0_AEQ1_REFINE_RANGE": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE0_AEQ_REFINE_SW_EN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
          },
          "AFE_ML_LANE0_AEQ_CURVE_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "AEQ Sweep2 Variable Curve Select per stage"
          },
          "AFE_ML_LANE0_AEQ_CURVE_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Sweep1 Variable Curve select per stage"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_8": {
        "Offset": 924,
        "Description": "Equalizer Control register 8",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_GAIN1BW_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE0_AEQ_GAIN1BW_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE0_AEQ_PK2BW_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE0_AEQ_PK2BW_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE0_AEQ_PK1BW_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE0_AEQ_PK1BW_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE0_AEQ_VGABW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
          },
          "AFE_ML_LANE0_AEQ_VGABW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_9": {
        "Offset": 928,
        "Description": "Equalizer Control register 9",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_PK2ICTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE0_AEQ_PK2ICTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE0_AEQ_PK1ICTL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE0_AEQ_PK1ICTL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE0_AEQ_VGAICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
          },
          "AFE_ML_LANE0_AEQ_VGAICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
          },
          "AFE_ML_LANE0_AEQ_GAIN2BW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
          },
          "AFE_ML_LANE0_AEQ_GAIN2BW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_10": {
        "Offset": 932,
        "Description": "Equalizer Control register 10",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE0_AEQ_RS_CTRL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
          },
          "AFE_ML_LANE0_AEQ_RS_CTRL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
          },
          "AFE_ML_LANE0_AEQ_GAIN2ICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE0_AEQ_GAIN2ICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE0_AEQ_GAIN1ICTL_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
          },
          "AFE_ML_LANE0_AEQ_GAIN1ICTL_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_11": {
        "Offset": 936,
        "Description": "Equalizer Control register 11",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
          },
          "AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
          },
          "AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
          },
          "AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_12": {
        "Offset": 940,
        "Description": "Equalizer Control register 12",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_SW1_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ3_SW1_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ2_SW1_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ2_SW1_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ1_SW1_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ1_SW1_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ0_SW1_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ0_SW1_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_13": {
        "Offset": 944,
        "Description": "Equalizer Control register 13",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_SW2_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ3_SW2_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ2_SW2_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ2_SW2_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ1_SW2_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ1_SW2_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE0_AEQ0_SW2_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE0_AEQ0_SW2_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_14": {
        "Offset": 948,
        "Description": "Equalizer Control register 14",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_SW2_SPLIT_INC": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ2_SW2_SPLIT_INC": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ1_SW2_SPLIT_INC": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ0_SW2_SPLIT_INC": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ3_SW1_SPLIT_INC": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ2_SW1_SPLIT_INC": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ1_SW1_SPLIT_INC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ0_SW1_SPLIT_INC": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ3_SW2_INC": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ2_SW2_INC": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ1_SW2_INC": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ0_SW2_INC": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ3_SW1_INC": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ2_SW1_INC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ1_SW1_INC": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE0_AEQ0_SW1_INC": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_15": {
        "Offset": 952,
        "Description": "Equalizer Control register 15",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ1_SW1_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ1_SW1_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ0_SW1_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ0_SW1_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ_SW2_SPLIT44": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE0_AEQ_SW1_SPLIT44": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE0_AEQ_SW2_SPLIT53": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
          },
          "AFE_ML_LANE0_AEQ_SW1_SPLIT53": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_16": {
        "Offset": 956,
        "Description": "Equalizer Control register 16",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ1_SW2_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ1_SW2_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ0_SW2_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ0_SW2_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ3_SW1_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ3_SW1_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ2_SW1_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ2_SW1_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_17": {
        "Offset": 960,
        "Description": "Equalizer Control register 17",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x04300000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_TAP2_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap2"
          },
          "AFE_ML_LANE0_AEQ_TAP2_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap2"
          },
          "AFE_ML_LANE0_AEQ_TAP1_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap1"
          },
          "AFE_ML_LANE0_AEQ_TAP1_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap1"
          },
          "AFE_ML_LANE0_AEQ3_SW2_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ3_SW2_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE0_AEQ2_SW2_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE0_AEQ2_SW2_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_18": {
        "Offset": 964,
        "Description": "Equalizer Control register 18",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000808",
        "Bits": {
          "AFE_ML_LANE0_AEQ_TAPOS_O_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
          },
          "AFE_ML_LANE0_AEQ_TAPOS_O_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
          },
          "AFE_ML_LANE0_AEQ_TAPOS_E_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
          },
          "AFE_ML_LANE0_AEQ_TAPOS_E_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
          },
          "AFE_ML_LANE0_AEQ_TAP4_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap4"
          },
          "AFE_ML_LANE0_AEQ_TAP4_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap4"
          },
          "AFE_ML_LANE0_AEQ_TAP3_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap3"
          },
          "AFE_ML_LANE0_AEQ_TAP3_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap3"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_23": {
        "Offset": 984,
        "Description": "Equalizer Control register 23",
        "Read Mask": "0x0F3F0F00",
        "Write Mask": "0x0F3F0F00",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_CDR_RST_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
          },
          "AFE_ML_LANE0_AEQ_SAVED_STATUS_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select the AEQ stage for reporting the 'saved' status"
          },
          "AFE_ML_LANE0_AEQ_TESTBUS_SEL": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
          },
          "AFE_ML_LANE0_EYEMEAS_NOERR_CNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Disable of Error Counting for speed"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_24": {
        "Offset": 988,
        "Description": "Equalizer Control register 24",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x100F07F1",
        "Bits": {
          "AFE_ML_LANE0_LMS_REFCTL_CFG": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
          },
          "AFE_ML_LANE0_LMS_REFCTL": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Err Refctl value to use for LMS DFE adaptation"
          },
          "AFE_ML_LANE0_LMS_DURATION_CFG": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
          },
          "AFE_ML_LANE0_LMS_ACDC_MEAS_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for allowing LMS state to get new AC/DCMeas values"
          },
          "AFE_ML_LANE0_LMS_FILTER_ODD": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects which side is filtered out if the filter enabled"
          },
          "AFE_ML_LANE0_LMS_EVENODD_FILTER_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for filtering half of the samples"
          },
          "AFE_ML_LANE0_LMS_FORCE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AEQ State to stay in LMS mode for debug"
          },
          "AFE_ML_LANE0_LMS_VIDEO_OPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to allow LMS DFE process to run during VIDEO"
          },
          "AFE_ML_LANE0_LMS_TAPOS_O_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Odd stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAPOS_E_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Even stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAP4_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T4 DFE Tap4 stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAP3_SEL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T3 DFE Tap3 stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAP2_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T2 DFE Tap2 stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAP1_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T1 DFE Tap1 stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_TAP0_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0 (gain) stage of DFE LMS"
          },
          "AFE_ML_LANE0_LMS_FLOW_POS": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
          },
          "AFE_ML_LANE0_LMS_BYPASS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS Adaptation bypass.  1=No DFE LMS"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_25": {
        "Offset": 992,
        "Description": "Equalizer Control register 25",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10111111",
        "Bits": {
          "AFE_ML_LANE0_LMS_TOS_POLARITY": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS TOS influence polarity"
          },
          "AFE_ML_LANE0_LMS_T4_POLARITY": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T4 influence polarity"
          },
          "AFE_ML_LANE0_LMS_T3_POLARITY": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T3 influence polarity"
          },
          "AFE_ML_LANE0_LMS_T2_POLARITY": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T2 influence polarity"
          },
          "AFE_ML_LANE0_LMS_T1_POLARITY": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T1 influence polarity"
          },
          "AFE_ML_LANE0_LMS_TOS_STEP": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE0_LMS_T4_STEP": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE0_LMS_T3_STEP": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE0_LMS_T2_STEP": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE0_LMS_T1_STEP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE0_LMS_T0_STEP": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          }
        }
      },
      "AFE_ML_LANE0_EQ_CTRL_26": {
        "Offset": 996,
        "Description": "Equalizer Control register 26",
        "Read Mask": "0x1F77377F",
        "Write Mask": "0x1F77377F",
        "Reset Value": "0x01112224",
        "Bits": {
          "AFE_ML_LANE0_ALTDV_SAMPLE_LIMIT": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
          },
          "AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_N": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
          },
          "AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_P": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
          },
          "AFE_ML_LANE0_LMS_T4_HALF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE0_LMS_T3_HALF_RANGE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE0_LMS_T2_HALF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE0_LMS_T1_HALF_RANGE": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE0_LMS_AUTO_RANGE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable LMS result to auto re-define Tap search range"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE0_0": {
        "Offset": 1000,
        "Description": "CTLE CURVE0_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE0": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE0": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE0": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE0": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE0": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE0": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE0": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE0": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE0": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE0": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE0": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE0_1": {
        "Offset": 1004,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE0": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE0": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE0": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE0": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE0_2": {
        "Offset": 1008,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE0": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE0": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE0": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE0": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE0": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE1_0": {
        "Offset": 1012,
        "Description": "CTLE CURVE1_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE1": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE1": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE1": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE1": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE1": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE1": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE1": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE1": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE1": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE1_1": {
        "Offset": 1016,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE1": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE1_2": {
        "Offset": 1020,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE1": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE1": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE1": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE1": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE2_0": {
        "Offset": 1024,
        "Description": "CTLE CURVE2_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE2": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE2": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE2": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE2": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE2": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE2": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE2": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE2": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE2": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE2": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE2": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE2_1": {
        "Offset": 1028,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE2": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE2": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE2": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE2_2": {
        "Offset": 1032,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE2": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE2": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE2": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE2": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE3_0": {
        "Offset": 1036,
        "Description": "CTLE CURVE3_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE3": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE3": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE3": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE3": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE3": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE3": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE3": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE3": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE3": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE3": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE3": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE3": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE3": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE3_1": {
        "Offset": 1040,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE3": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE3": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE3": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE3_2": {
        "Offset": 1044,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE3": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE3": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE3": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE3": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE4_0": {
        "Offset": 1048,
        "Description": "CTLE CURVE4_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE4": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE4": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE4": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE4": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE4": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE4": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE4": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE4": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE4": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE4": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE4": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE4": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE4": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE4_1": {
        "Offset": 1052,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE4": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE4": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE4": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE4_2": {
        "Offset": 1056,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE4": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE4": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE4": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE4": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE5_0": {
        "Offset": 1060,
        "Description": "CTLE CURVE5_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE5": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE5": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE5": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE5": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE5": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE5": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE5": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE5": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE5": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE5": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE5": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE5": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE5": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE5_1": {
        "Offset": 1064,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE5": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE5": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE5": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE5": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE5_2": {
        "Offset": 1068,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE5": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE5": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE5": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE5": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE5": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE6_0": {
        "Offset": 1072,
        "Description": "CTLE CURVE6_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE6": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE6": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE6": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE6": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE6": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE6": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE6": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE6": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE6": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE6": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE6": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE6": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE6": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE6_1": {
        "Offset": 1076,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE6": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE6": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE6": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE6": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE6_2": {
        "Offset": 1080,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE6": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE6": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE6": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE6": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE6": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE7_0": {
        "Offset": 1084,
        "Description": "CTLE CURVE7_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE7": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE7": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE7": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE7": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE7": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE7": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE7": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE7": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE7": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE7": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE7": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE7": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE7": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE7_1": {
        "Offset": 1088,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE7": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE7": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE7": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE7": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE7_2": {
        "Offset": 1092,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE7": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE7": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE7": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE7": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE7": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE8_0": {
        "Offset": 1096,
        "Description": "CTLE CURVE8_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE8": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE8": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE8": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE8": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE8": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE8": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE8": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE8": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE8": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE8": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE8": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE8": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE8": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE8": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE8_1": {
        "Offset": 1100,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE8": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE8": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE8_2": {
        "Offset": 1104,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE8": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE8": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE8": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE8": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE8": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE9_0": {
        "Offset": 1108,
        "Description": "CTLE CURVE9_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE9": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE9": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE9": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE9": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE9": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE9": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE9": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE9": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE9": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE9": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE9": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE9": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE9": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE9": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE9_1": {
        "Offset": 1112,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE9": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE9": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE9": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE9": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE9_2": {
        "Offset": 1116,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE9": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE9": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE9": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE9": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE9": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE10_0": {
        "Offset": 1120,
        "Description": "CTLE CURVE10_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE10": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE10": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE10": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE10": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE10": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE10": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE10": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE10": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE10": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE10": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE10": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE10": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE10": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE10": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE10_1": {
        "Offset": 1124,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE10": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE10": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE10": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE10": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE10_2": {
        "Offset": 1128,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE10": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE10": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE10": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE10": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE10": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE11_0": {
        "Offset": 1132,
        "Description": "CTLE CURVE11_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE11": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE11": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE11": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE11": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE11": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE11": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE11": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE11": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE11": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE11": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE11": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE11": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE11": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE11": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE11": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE11_1": {
        "Offset": 1140,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE11": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE11": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE11": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE11": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE11_2": {
        "Offset": 1144,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE11": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE11": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE11": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE11": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE11": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE12_0": {
        "Offset": 1148,
        "Description": "CTLE CURVE12_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE12": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE12": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE12": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE12": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE12": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE12": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE12": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE12": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE12": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE12": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE12": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE12": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE12": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE12": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE12": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE12_1": {
        "Offset": 1152,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE12": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE12": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE12": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE12": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE12_2": {
        "Offset": 1156,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE12": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE12": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE12": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE12": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE12": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE13_0": {
        "Offset": 1160,
        "Description": "CTLE CURVE13_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE13": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE13": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE13": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE13": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE13": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE13": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE13": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE13": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE13": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE13": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE13": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE13": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE13": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE13": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE13": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE13_1": {
        "Offset": 1164,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE13": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE13": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE13": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE13": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE13_2": {
        "Offset": 1168,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE13": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE13": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE13": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE13": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE13": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE14_0": {
        "Offset": 1172,
        "Description": "CTLE CURVE14_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE14": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE14": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE14": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE14": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE14": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE14": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE14": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE14": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE14": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE14": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE14": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE14": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE14": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE14": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE14": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE14_1": {
        "Offset": 1176,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE14": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE14": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE14": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE14": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE14_2": {
        "Offset": 1180,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE14": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE14": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE14": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE14": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE14": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE15_0": {
        "Offset": 1184,
        "Description": "CTLE CURVE15_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE15": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE15": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE15": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE15": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE15": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE15": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE15": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE15": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE15": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE15": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE15": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE15": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE15": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE15": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE15": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE15_1": {
        "Offset": 1188,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE15": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE15": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE15": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE15": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE15_2": {
        "Offset": 1192,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE15": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE15": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE15": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE15": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE15": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE_RST_0": {
        "Offset": 1196,
        "Description": "CTLE CURVE_RST_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE_RST": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE_RST": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_CURVE_RST": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_CURVE_RST": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_CURVE_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_CURVE_RST": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_CURVE_RST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_CURVE_RST": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_CURVE_RST": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_CURVE_RST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_CURVE_RST": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_CURVE_RST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_CURVE_RST": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_CURVE_RST": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_CURVE_RST": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE_RST_1": {
        "Offset": 1200,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE_RST": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE_RST": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_CURVE_RST": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_CURVE_RST": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_CTLE_CURVE_RST_2": {
        "Offset": 1204,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_CURVE_RST": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE_RST": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE_RST": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_CURVE_RST": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_CURVE_RST": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_0": {
        "Offset": 1208,
        "Description": "Lane CTRL 0, Lane1",
        "Read Mask": "0xFF3F7FFF",
        "Write Mask": "0xFF3F7FFF",
        "Reset Value": "0xFF3B0A45",
        "Bits": {
          "AFE_ML_LANE1_EYE_F_BYPASS": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for FINE Eye Cal"
          },
          "AFE_ML_LANE1_EYE_BYPASS": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for Eye Measure"
          },
          "AFE_ML_LANE1_PIOFFS_BYPASS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for PI-Offset calibration"
          },
          "AFE_ML_LANE1_DC_BYPASS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for DC Measure"
          },
          "AFE_ML_LANE1_AC_BYPASS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for AC Measure"
          },
          "AFE_ML_LANE1_REFCTL_BYPASS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
          },
          "AFE_ML_LANE1_OFFC_TPS1_BYPASS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Offset Taps during TPS1"
          },
          "AFE_ML_LANE1_OFFC_BYPASS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Adder Offset Cancellation"
          },
          "AFE_ML_LANE1_AEQ_SOFT_RESET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
          },
          "AFE_ML_LANE1_CLKEDGE_SEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
          },
          "AFE_ML_LANE1_CONF_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM config load. Pulse high to load."
          },
          "AFE_ML_LANE1_CMCNTL": {
            "Position": [
              9,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
          },
          "AFE_ML_LANE1_RXTAPCNTL": {
            "Position": [
              7,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE bias control: 94%%: 75%%: 63%%: 54%%"
          },
          "AFE_ML_LANE1_TERMHIGHZ": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Rterm HighZ enable"
          },
          "AFE_ML_LANE1_TERMCMHIGH": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set input Common Mode to Vdd"
          },
          "AFE_ML_LANE1_TERMCNTL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Rterm control - typical"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_1": {
        "Offset": 1212,
        "Description": "Lane CTRL 1, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_SATRANGE_SEL": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Integral loop saturation range.value represents highest saturation"
          },
          "AFE_ML_LANE1_TAP4_SEL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP4_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAP4_CONF": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP4_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP4 Polarity because of design changes"
          },
          "AFE_ML_LANE1_TAP3_POLARITY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP3 Polarity because of design changes"
          },
          "AFE_ML_LANE1_TAP3_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP3_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAP3_CONF": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP2_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP2 Polarity because of design changes"
          },
          "AFE_ML_LANE1_TAP2_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP2_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAP2_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP1_POLARITY": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP1 Polarity because of design changes"
          },
          "AFE_ML_LANE1_TAP1_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP1_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAP1_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_2": {
        "Offset": 1216,
        "Description": "Lane CTRL 2, Lane1",
        "Read Mask": "0xFF6FFF7F",
        "Write Mask": "0xFF6FFF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_PI_CTRL_Q_OFFS": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
          },
          "AFE_ML_LANE1_PI_CTRL_SEL": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
          },
          "AFE_ML_LANE1_CTLE_CURVE_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects CTLE_CURVE_CONF permanently when set high"
          },
          "AFE_ML_LANE1_CTLE_CURVE_CONF": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve# - Programmed value"
          },
          "AFE_ML_LANE1_TAPOS_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAPOS Polarity because of design changes"
          },
          "AFE_ML_LANE1_TAPOS_O_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_O_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAPOS_O_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE1_TAPOS_E_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_E_CONF permanently when set high"
          },
          "AFE_ML_LANE1_TAPOS_E_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_3": {
        "Offset": 1220,
        "Description": "Lane CTRL 3, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CTLE_PK2_CCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK1_CCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_VGA_CCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA CapCTRL Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN2_BWE_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN1_BWE_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK2_BWE_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK1_BWE_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_VGA_BWE_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA BWE Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_4": {
        "Offset": 1224,
        "Description": "Lane CTRL 4, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CTLE_VGA_ICTL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA ICTL Static  per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN2_RCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN1_RCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK2_RCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RSE Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK1_RCTRL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_VGA_RCTRL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN2_CCTRL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN1_CCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_5": {
        "Offset": 1228,
        "Description": "Lane CTRL 5, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CTLE_GAIN1_RSCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK2_RSCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK1_RSCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_VGA_RSCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN2_ICTL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN1_ICTL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK2_ICTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_PK1_ICTL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 ICTL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_6": {
        "Offset": 1232,
        "Description": "Lane CTRL 6, Lane1",
        "Read Mask": "0xFFFF77FF",
        "Write Mask": "0xFFFF77FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_RXDFE_ADDOCTL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Output Stage Ctrl"
          },
          "AFE_ML_LANE1_RXDFE_ADDICTL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Input Stage Ctrl"
          },
          "AFE_ML_LANE1_RXDFE_OUTGAIN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Out buffer DC gain enable"
          },
          "AFE_ML_LANE1_RXDFE_DCGAIN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE buffer DC gain enable"
          },
          "AFE_ML_LANE1_CTLEBIASCTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the CTLEBIASCTL Static per AEQ stage"
          },
          "AFE_ML_LANE1_CTLE_GAIN2_RSCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 RS CTRL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_7": {
        "Offset": 1236,
        "Description": "Lane CTRL 7, Lane1",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000040",
        "Bits": {
          "AFE_ML_LANE1_PI_PROP_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_8": {
        "Offset": 1240,
        "Description": "Lane CTRL 8, Lane1",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "AFE_ML_LANE1_PI_INTEGRAL_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_9": {
        "Offset": 1244,
        "Description": "Lane CTRL 9, Lane1",
        "Read Mask": "0xF7FFFFFF",
        "Write Mask": "0xF7FFFFFF",
        "Reset Value": "0x00000086",
        "Bits": {
          "AFE_ML_LANE1_RBIAS_TRIM": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE bias circuit Rtrim settings"
          },
          "AFE_ML_LANE1_GAIN_RLOAD_TRIM": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load resistor trim setting"
          },
          "AFE_ML_LANE1_GAIN_RLOAD_CTRL": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load rtrim control"
          },
          "AFE_ML_LANE1_PK2_RLOAD_CTRL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load rtrim control"
          },
          "AFE_ML_LANE1_PK2_RLOAD_TRIM": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load resistor trim setting"
          },
          "AFE_ML_LANE1_DCCPD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC PowerDown for ODS Clock network"
          },
          "AFE_ML_LANE1_DCCCNTL": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC Control Configuration"
          },
          "AFE_ML_LANE1_VGAPK_RLOAD_TRIM": {
            "Position": [
              10,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load resistor trim setting"
          },
          "AFE_ML_LANE1_VGAPK_RLOAD_CTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load rtrim control"
          },
          "AFE_ML_LANE1_EI_HYST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
          },
          "AFE_ML_LANE1_VAC_TARGET": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "EI threshold setting for reference generator-310mV with ~10mV steps"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_10": {
        "Offset": 1248,
        "Description": "Lane CTRL 10, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x3FE00005",
        "Bits": {
          "AFE_ML_LANE1_BB_CTRL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00003FE0",
            "Comment": "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
          },
          "AFE_ML_LANE1_ATEST_CTRL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Analog Test Ctrl for TYPEC RX"
          },
          "AFE_ML_LANE1_TERMVCMRCTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TERMination VCM Resistor control"
          },
          "AFE_ML_LANE1_REG_HIGHBIASCUR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bias control for DFE"
          },
          "AFE_ML_LANE1_BITCDR_GATEX_DV_CTRL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE1_BITCDR_GATEX_HW_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for HW to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE1_BITCDR_CLK_GATEX": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "BitCDR Clk Gate Function Added for LFPS mode"
          }
        }
      },
      "AFE_ML_LANE1_LANE_CTRL_11": {
        "Offset": 1252,
        "Description": "Lane CTRL 11, Lane1",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_ALT_DATAVALID_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
          }
        }
      },
      "AFE_ML_LANE1_CDR_CTRL_0": {
        "Offset": 1256,
        "Description": "ML CDR Control register 0",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_PI_INT_FILT_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI Integral loop filter select: 0-Titan, 1-Tesla"
          },
          "AFE_ML_LANE1_INTBLOCK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables integral loop to be disabled"
          },
          "AFE_ML_LANE1_PI_FREEZE_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Freeze the PI control output"
          },
          "AFE_ML_LANE1_CDR_TESTBUS_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX CDR testbus select, controls cdr_testbusoutput"
          }
        }
      },
      "AFE_ML_LANE1_ODS_CTRL": {
        "Offset": 1260,
        "Description": "Control for ODS",
        "Read Mask": "0x00FF300A",
        "Write Mask": "0x00FF300A",
        "Reset Value": "0x00000008",
        "Bits": {
          "AFE_ML_LANE1_ODS_PI_CTRL_ADJ": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase adjustment for ODS PI code"
          },
          "AFE_ML_LANE1_ERRDATASEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
          },
          "AFE_ML_LANE1_ODS_SYNC_ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock synchronization enable, should be highERRCLKEN=1"
          },
          "AFE_ML_LANE1_ODS_ENABLE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Overall ODS mode enable"
          }
        }
      },
      "AFE_ML_LANE1_AFE_CTRL_0": {
        "Offset": 1264,
        "Description": "AFE Control 0",
        "Read Mask": "0x7FFFFFFF",
        "Write Mask": "0x7FFFFFFF",
        "Reset Value": "0x003F0C00",
        "Bits": {
          "AFE_ML_LANE1_PICAPCNTL": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
          },
          "AFE_ML_LANE1_PIBIASCNTL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
          },
          "AFE_ML_LANE1_PIICNTL": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "PI pre-buffer current control - data rate dependent"
          },
          "AFE_ML_LANE1_CTLEOFFSETAMPGAIN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset AMP Gain configuration"
          },
          "AFE_ML_LANE1_CTLEOFFSETCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Control"
          },
          "AFE_ML_LANE1_CTLEOFFSETSEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Select"
          },
          "AFE_ML_LANE1_CTLEOFFSETAMPEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Amp Enable"
          },
          "AFE_ML_LANE1_CTLELOWBIAS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
          },
          "AFE_ML_LANE1_PIPRELOADHI": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
          },
          "AFE_ML_LANE1_BITCDR_DIV2ENX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit CDR clock divider; 0=2, 1=4"
          },
          "AFE_ML_LANE1_CDR_INVCLK_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CDR clock"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_0": {
        "Offset": 1268,
        "Description": "Equalizer Control Min-Max 0",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04C81000",
        "Bits": {
          "AFE_ML_LANE1_TAPOS_MIN": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE1_TAP4_MIN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
          },
          "AFE_ML_LANE1_TAP3_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE1_TAP2_MIN": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE1_TAP1_MIN": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_1": {
        "Offset": 1272,
        "Description": "Equalizer Control Min-Max 1",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04481030",
        "Bits": {
          "AFE_ML_LANE1_TAPOS_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE1_TAP4_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
          },
          "AFE_ML_LANE1_TAP3_MAX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE1_TAP2_MAX": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE1_TAP1_MAX": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000030",
            "Comment": "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_2": {
        "Offset": 1276,
        "Description": "Equalizer Control Min-Max 2",
        "Read Mask": "0x60FF0000",
        "Write Mask": "0x60FF0000",
        "Reset Value": "0x60F00000",
        "Bits": {
          "AFE_ML_LANE1_CTLE_CURVE_REFINE_CNT": {
            "Position": [
              29,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "# of CURVEs that can proceed in the Curve/REFINE mode."
          },
          "AFE_ML_LANE1_CTLE_CURVE_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "CTLE Curves Max Value"
          },
          "AFE_ML_LANE1_CTLE_CURVE_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Curves Min Value"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_3": {
        "Offset": 1280,
        "Description": "Equalizer Control Min-Max 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF00FF00",
        "Bits": {
          "AFE_ML_LANE1_BW_EN_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE1_BW_EN_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE1_PK_RC_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "PK RC Composite Max"
          },
          "AFE_ML_LANE1_PK_RC_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PK RC Composite Min"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_4": {
        "Offset": 1284,
        "Description": "Equalizer Control Min-Max 4",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x1F00FF00",
        "Bits": {
          "AFE_ML_LANE1_RS_CTRL_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "CTLE RS CTRL Max"
          },
          "AFE_ML_LANE1_RS_CTRL_MIN": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE RS CTRL Min"
          },
          "AFE_ML_LANE1_ICTL_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "VGA and PK ICTL Composite Max"
          },
          "AFE_ML_LANE1_ICTL_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VGA and PK ICTL Composite Min"
          }
        }
      },
      "AFE_ML_LANE1_EQ_MINMAX_5": {
        "Offset": 1288,
        "Description": "Equalizer Control Min-Max 5",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80088020",
        "Bits": {
          "AFE_ML_LANE1_PI_INTEGRAL_STEP_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Integral Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE1_PI_INTEGRAL_STEP_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
          },
          "AFE_ML_LANE1_PI_PROP_STEP_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Prop Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE1_PI_PROP_STEP_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_0": {
        "Offset": 1292,
        "Description": "Equalizer Control register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00D5A2C0",
        "Bits": {
          "AFE_ML_LANE1_ODSSYNC_WAIT_CFG": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
          },
          "AFE_ML_LANE1_ODSDIV_SYNC_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
          },
          "AFE_ML_LANE1_ADAPT_PI_OFFS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
          },
          "AFE_ML_LANE1_PI_SHIFT_RIGHT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for getting finer PI-offset by dividing by 2"
          },
          "AFE_ML_LANE1_LOOP_SUM_PI": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Loop and sum mode for PI-ADAPT"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT_PI": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum PI option (4/8/16/32)"
          },
          "AFE_ML_LANE1_DCMEAS_OPT": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option for DC Measure"
          },
          "AFE_ML_LANE1_PIADAPT_SAMPLE_LIMIT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for PI-ADAPT"
          },
          "AFE_ML_LANE1_CONSEC_CNT_DC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Configuration for DC Measure, how many consecutive bits for DCMEAS"
          },
          "AFE_ML_LANE1_PI_ERR_OFFS_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
          },
          "AFE_ML_LANE1_PI_CTRL_ERR_AEQ": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
          },
          "AFE_ML_LANE1_AC_SAMPLE_LIMIT": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE1_PI_Q_ERR_CODE_SWAP": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
          },
          "AFE_ML_LANE1_ERRCLK_PWROPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
          },
          "AFE_ML_LANE1_EI_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE1_ERRCLK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
          },
          "AFE_ML_LANE1_OFFS_CANC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable offset cancellation"
          },
          "AFE_ML_LANE1_LPBKEN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
          },
          "AFE_ML_LANE1_FORCE_EI_VAL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "data_valid value to be forced when FORCE_EIEN=1"
          },
          "AFE_ML_LANE1_FORCE_EIEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable register force for data_valid"
          },
          "AFE_ML_LANE1_EIX_DC_COMPARE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare dc measurement during check for idle"
          },
          "AFE_ML_LANE1_EIX_AC_COMPARE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare ac measurement during check for idle"
          },
          "AFE_ML_LANE1_EIX_MEAS_OPT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to perform ac/dc measurement during check for idle"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_1": {
        "Offset": 1296,
        "Description": "Equalizer Control register 1",
        "Read Mask": "0x00DFFFFF",
        "Write Mask": "0x00DFFFFF",
        "Reset Value": "0x001C8000",
        "Bits": {
          "AFE_ML_LANE1_OFFS_AEQ_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls OFFS AEQ stage influence polarity"
          },
          "AFE_ML_LANE1_AEQ_BYPASS_SECONDARY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
          },
          "AFE_ML_LANE1_CLKPAT6_ERR_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
          },
          "AFE_ML_LANE1_CONSEC6_ERR_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
          },
          "AFE_ML_LANE1_OFFC_ENGINE_MODE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to use engine vote tally for OFFC optimization"
          },
          "AFE_ML_LANE1_EYE_MEAS_RG_OFFC": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Separate enable for Return-to-Gold for OFFC TPS1"
          },
          "AFE_ML_LANE1_OFFC_TPS1_DO_MEAS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Just Measuring during OFFC_TPS1"
          },
          "AFE_ML_LANE1_AEQ_WAIT_LIMIT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Wait counter programming inside FSM"
          },
          "AFE_ML_LANE1_ENGINE_WAIT_CDR": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
          },
          "AFE_ML_LANE1_PITRANS_WAIT_CFG": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI_TRANS wait period between individual PI changes"
          },
          "AFE_ML_LANE1_ENGINE_PWAIT_CFG": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine extra wait period for patter check mode"
          },
          "AFE_ML_LANE1_ENGINE_WAIT_CFG2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for Sweep CTLE variable"
          },
          "AFE_ML_LANE1_ENGINE_WAIT_CFG1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for PI offs changes"
          },
          "AFE_ML_LANE1_EISWEEP_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Idle Exit process to sweep variables."
          },
          "AFE_ML_LANE1_IDLE_CHECK_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Idle detector check frequency in normal mode"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_2": {
        "Offset": 1300,
        "Description": "Equalizer Control register 2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x29442200",
        "Bits": {
          "AFE_ML_LANE1_EYE_MEAS_RG": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to start at gold for PI during eye-measurement."
          },
          "AFE_ML_LANE1_EYE_MEAS_RZ": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to return to zero for PI during eye-measurement."
          },
          "AFE_ML_LANE1_EYE_DATA_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
          },
          "AFE_ML_LANE1_PIADAPT_REFTGT_OPT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If Enabled, forces the REFTGT to 0 for PIADAPT"
          },
          "AFE_ML_LANE1_DFESMPLFORCE": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
          },
          "AFE_ML_LANE1_FORCE_CANCEL": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Cancels current AEQ sweep upon 0 to 1 transition"
          },
          "AFE_ML_LANE1_FORCE_VADAPT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
          },
          "AFE_ML_LANE1_TIME_LIMIT_OPT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to double the timeout limit when timeout enabled"
          },
          "AFE_ML_LANE1_TIMEOUT_EN_IN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
          },
          "AFE_ML_LANE1_FLT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable FLT modeis needed  when idle exit is needed outside of TP1."
          },
          "AFE_ML_LANE1_PI_TRANS": {
            "Position": [
              19,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
          },
          "AFE_ML_LANE1_PI_TRANS_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for careful transition of PI code to avoid jumps"
          },
          "AFE_ML_LANE1_VIDEO_ADAPT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
          },
          "AFE_ML_LANE1_VIDEO_ADAPT_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
          },
          "AFE_ML_LANE1_REFINE_REF_TGT_F": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements in Fine Eye Measure"
          },
          "AFE_ML_LANE1_REFINE_REF_TGT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT_F": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT_AC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
          },
          "AFE_ML_LANE1_EYEMEAS_LOOP_LIMIT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop count (default 0 = 1 loop)"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_3": {
        "Offset": 1304,
        "Description": "Equalizer Control register 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x144080A0",
        "Bits": {
          "AFE_ML_LANE1_LOOP_SUM_MEAS_AC": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the amplitude measure"
          },
          "AFE_ML_LANE1_LOOP_SUM_MEAS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the eye measure"
          },
          "AFE_ML_LANE1_CHECK_PI_PN_MEAS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for checking both sides of the eye for force-meaure"
          },
          "AFE_ML_LANE1_SAMPLE_LIMIT_MEAS": {
            "Position": [
              26,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for FORCE-MEASURE for the eye measure"
          },
          "AFE_ML_LANE1_EYEMEAS_LOOP_EN_MEAS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eyemeas Loop Mode enable for FORCE-MEASURE"
          },
          "AFE_ML_LANE1_FORCE_MEASURE": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AC/DC measure upon 0 to 1 transition"
          },
          "AFE_ML_LANE1_REFINE_MODE_MEAS": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT_MEAS": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE1_EYE_ERR_THR_MEAS": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE1_OFFC_DATA_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
          },
          "AFE_ML_LANE1_CHECK_PI_PN_OFFC": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Check both plus and minus sides of eye."
          },
          "AFE_ML_LANE1_OFFC_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sample limit for OFFC"
          },
          "AFE_ML_LANE1_REFINE_REF_TGT_OFFC": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE1_OFFC_TP1_SAMPLE_LIMIT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for OFFC_TPS1"
          },
          "AFE_ML_LANE1_REFINE_MODE_OFFC": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT_OFFC": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum total for OFFC"
          },
          "AFE_ML_LANE1_LOOP_SUM_OFFC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum option for OFFC during TPS1"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_4": {
        "Offset": 1308,
        "Description": "Equalizer Control register 4",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5555F000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_REFINE_MODE_F_IN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage3:"
          },
          "AFE_ML_LANE1_AEQ2_REFINE_MODE_F_IN": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage2:"
          },
          "AFE_ML_LANE1_AEQ1_REFINE_MODE_F_IN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage1:"
          },
          "AFE_ML_LANE1_AEQ0_REFINE_MODE_F_IN": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage0:"
          },
          "AFE_ML_LANE1_AEQ3_REFINE_MODE_IN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage3:"
          },
          "AFE_ML_LANE1_AEQ2_REFINE_MODE_IN": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage2:"
          },
          "AFE_ML_LANE1_AEQ1_REFINE_MODE_IN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage1:"
          },
          "AFE_ML_LANE1_AEQ0_REFINE_MODE_IN": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE1_CHECK_PI_PN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Enables pos+neg pi offset check, Per AEQ Flow Stage."
          },
          "AFE_ML_LANE1_LOOP_SUM_EN_F": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
          },
          "AFE_ML_LANE1_LOOP_SUM_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
          },
          "AFE_ML_LANE1_EYEMEAS_LOOP_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop enable Per AEQ Flow Stage."
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_5": {
        "Offset": 1312,
        "Description": "Equalizer Control register 5",
        "Read Mask": "0xFFFF3F3F",
        "Write Mask": "0xFFFF3F3F",
        "Reset Value": "0xFF000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_FS_MAX": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
          },
          "AFE_ML_LANE1_AEQ2_FS_MAX": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
          },
          "AFE_ML_LANE1_AEQ1_FS_MAX": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
          },
          "AFE_ML_LANE1_AEQ0_FS_MAX": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE1_LOOPSUM_LIMIT0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE1_EYE_ERR_THR3": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE1_EYE_ERR_THR2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE1_EYE_ERR_THR1": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE1_EYE_ERR_THR0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_6": {
        "Offset": 1316,
        "Description": "Equalizer Control register 6",
        "Read Mask": "0xFFFF7777",
        "Write Mask": "0xFFFF7777",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_SAMPLE_FINE_LIMIT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE1_AEQ2_SAMPLE_FINE_LIMIT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE1_AEQ1_SAMPLE_FINE_LIMIT": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE1_AEQ0_SAMPLE_FINE_LIMIT": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE1_AEQ3_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE1_AEQ2_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE1_AEQ1_SAMPLE_LIMIT": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE1_AEQ0_SAMPLE_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_7": {
        "Offset": 1320,
        "Description": "Equalizer Control register 7",
        "Read Mask": "0xFFFFF7FF",
        "Write Mask": "0xFFFFF7FF",
        "Reset Value": "0x00FFF023",
        "Bits": {
          "AFE_ML_LANE1_AEQ_PK_RC_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PKRC"
          },
          "AFE_ML_LANE1_AEQ_PK_RC_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PKRC"
          },
          "AFE_ML_LANE1_AEQ3_REFINE_RANGE": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE1_AEQ2_REFINE_RANGE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE1_AEQ1_REFINE_RANGE": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE1_AEQ_REFINE_SW_EN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
          },
          "AFE_ML_LANE1_AEQ_CURVE_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "AEQ Sweep2 Variable Curve Select per stage"
          },
          "AFE_ML_LANE1_AEQ_CURVE_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Sweep1 Variable Curve select per stage"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_8": {
        "Offset": 1324,
        "Description": "Equalizer Control register 8",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_GAIN1BW_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE1_AEQ_GAIN1BW_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE1_AEQ_PK2BW_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE1_AEQ_PK2BW_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE1_AEQ_PK1BW_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE1_AEQ_PK1BW_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE1_AEQ_VGABW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
          },
          "AFE_ML_LANE1_AEQ_VGABW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_9": {
        "Offset": 1328,
        "Description": "Equalizer Control register 9",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_PK2ICTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE1_AEQ_PK2ICTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE1_AEQ_PK1ICTL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE1_AEQ_PK1ICTL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE1_AEQ_VGAICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
          },
          "AFE_ML_LANE1_AEQ_VGAICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
          },
          "AFE_ML_LANE1_AEQ_GAIN2BW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
          },
          "AFE_ML_LANE1_AEQ_GAIN2BW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_10": {
        "Offset": 1332,
        "Description": "Equalizer Control register 10",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE1_AEQ_RS_CTRL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
          },
          "AFE_ML_LANE1_AEQ_RS_CTRL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
          },
          "AFE_ML_LANE1_AEQ_GAIN2ICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE1_AEQ_GAIN2ICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE1_AEQ_GAIN1ICTL_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
          },
          "AFE_ML_LANE1_AEQ_GAIN1ICTL_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_11": {
        "Offset": 1336,
        "Description": "Equalizer Control register 11",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
          },
          "AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
          },
          "AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
          },
          "AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_12": {
        "Offset": 1340,
        "Description": "Equalizer Control register 12",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_SW1_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ3_SW1_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ2_SW1_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ2_SW1_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ1_SW1_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ1_SW1_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ0_SW1_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ0_SW1_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_13": {
        "Offset": 1344,
        "Description": "Equalizer Control register 13",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_SW2_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ3_SW2_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ2_SW2_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ2_SW2_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ1_SW2_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ1_SW2_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE1_AEQ0_SW2_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE1_AEQ0_SW2_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_14": {
        "Offset": 1348,
        "Description": "Equalizer Control register 14",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_SW2_SPLIT_INC": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ2_SW2_SPLIT_INC": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ1_SW2_SPLIT_INC": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ0_SW2_SPLIT_INC": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ3_SW1_SPLIT_INC": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ2_SW1_SPLIT_INC": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ1_SW1_SPLIT_INC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ0_SW1_SPLIT_INC": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ3_SW2_INC": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ2_SW2_INC": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ1_SW2_INC": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ0_SW2_INC": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ3_SW1_INC": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ2_SW1_INC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ1_SW1_INC": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE1_AEQ0_SW1_INC": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_15": {
        "Offset": 1352,
        "Description": "Equalizer Control register 15",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ1_SW1_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ1_SW1_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ0_SW1_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ0_SW1_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ_SW2_SPLIT44": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE1_AEQ_SW1_SPLIT44": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE1_AEQ_SW2_SPLIT53": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
          },
          "AFE_ML_LANE1_AEQ_SW1_SPLIT53": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_16": {
        "Offset": 1356,
        "Description": "Equalizer Control register 16",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ1_SW2_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ1_SW2_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ0_SW2_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ0_SW2_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ3_SW1_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ3_SW1_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ2_SW1_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ2_SW1_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_17": {
        "Offset": 1360,
        "Description": "Equalizer Control register 17",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x04300000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_TAP2_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap2"
          },
          "AFE_ML_LANE1_AEQ_TAP2_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap2"
          },
          "AFE_ML_LANE1_AEQ_TAP1_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap1"
          },
          "AFE_ML_LANE1_AEQ_TAP1_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap1"
          },
          "AFE_ML_LANE1_AEQ3_SW2_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ3_SW2_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE1_AEQ2_SW2_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE1_AEQ2_SW2_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_18": {
        "Offset": 1364,
        "Description": "Equalizer Control register 18",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000808",
        "Bits": {
          "AFE_ML_LANE1_AEQ_TAPOS_O_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
          },
          "AFE_ML_LANE1_AEQ_TAPOS_O_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
          },
          "AFE_ML_LANE1_AEQ_TAPOS_E_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
          },
          "AFE_ML_LANE1_AEQ_TAPOS_E_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
          },
          "AFE_ML_LANE1_AEQ_TAP4_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap4"
          },
          "AFE_ML_LANE1_AEQ_TAP4_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap4"
          },
          "AFE_ML_LANE1_AEQ_TAP3_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap3"
          },
          "AFE_ML_LANE1_AEQ_TAP3_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap3"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_23": {
        "Offset": 1384,
        "Description": "Equalizer Control register 23",
        "Read Mask": "0x0F3F0F00",
        "Write Mask": "0x0F3F0F00",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_CDR_RST_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
          },
          "AFE_ML_LANE1_AEQ_SAVED_STATUS_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select the AEQ stage for reporting the 'saved' status"
          },
          "AFE_ML_LANE1_AEQ_TESTBUS_SEL": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
          },
          "AFE_ML_LANE1_EYEMEAS_NOERR_CNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Disable of Error Counting for speed"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_24": {
        "Offset": 1388,
        "Description": "Equalizer Control register 24",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x100F07F1",
        "Bits": {
          "AFE_ML_LANE1_LMS_REFCTL_CFG": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
          },
          "AFE_ML_LANE1_LMS_REFCTL": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Err Refctl value to use for LMS DFE adaptation"
          },
          "AFE_ML_LANE1_LMS_DURATION_CFG": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
          },
          "AFE_ML_LANE1_LMS_ACDC_MEAS_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for allowing LMS state to get new AC/DCMeas values"
          },
          "AFE_ML_LANE1_LMS_FILTER_ODD": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects which side is filtered out if the filter enabled"
          },
          "AFE_ML_LANE1_LMS_EVENODD_FILTER_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for filtering half of the samples"
          },
          "AFE_ML_LANE1_LMS_FORCE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AEQ State to stay in LMS mode for debug"
          },
          "AFE_ML_LANE1_LMS_VIDEO_OPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to allow LMS DFE process to run during VIDEO"
          },
          "AFE_ML_LANE1_LMS_TAPOS_O_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Odd stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAPOS_E_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Even stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAP4_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T4 DFE Tap4 stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAP3_SEL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T3 DFE Tap3 stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAP2_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T2 DFE Tap2 stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAP1_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T1 DFE Tap1 stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_TAP0_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0 (gain) stage of DFE LMS"
          },
          "AFE_ML_LANE1_LMS_FLOW_POS": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
          },
          "AFE_ML_LANE1_LMS_BYPASS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS Adaptation bypass.  1=No DFE LMS"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_25": {
        "Offset": 1392,
        "Description": "Equalizer Control register 25",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10111111",
        "Bits": {
          "AFE_ML_LANE1_LMS_TOS_POLARITY": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS TOS influence polarity"
          },
          "AFE_ML_LANE1_LMS_T4_POLARITY": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T4 influence polarity"
          },
          "AFE_ML_LANE1_LMS_T3_POLARITY": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T3 influence polarity"
          },
          "AFE_ML_LANE1_LMS_T2_POLARITY": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T2 influence polarity"
          },
          "AFE_ML_LANE1_LMS_T1_POLARITY": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T1 influence polarity"
          },
          "AFE_ML_LANE1_LMS_TOS_STEP": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE1_LMS_T4_STEP": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE1_LMS_T3_STEP": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE1_LMS_T2_STEP": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE1_LMS_T1_STEP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE1_LMS_T0_STEP": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          }
        }
      },
      "AFE_ML_LANE1_EQ_CTRL_26": {
        "Offset": 1396,
        "Description": "Equalizer Control register 26",
        "Read Mask": "0x1F77377F",
        "Write Mask": "0x1F77377F",
        "Reset Value": "0x01112224",
        "Bits": {
          "AFE_ML_LANE1_ALTDV_SAMPLE_LIMIT": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
          },
          "AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_N": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
          },
          "AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_P": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
          },
          "AFE_ML_LANE1_LMS_T4_HALF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE1_LMS_T3_HALF_RANGE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE1_LMS_T2_HALF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE1_LMS_T1_HALF_RANGE": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE1_LMS_AUTO_RANGE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable LMS result to auto re-define Tap search range"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE0_0": {
        "Offset": 1400,
        "Description": "CTLE CURVE0_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE0": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE0": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE0": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE0": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE0": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE0": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE0": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE0": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE0": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE0": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE0": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE0_1": {
        "Offset": 1404,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE0": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE0": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE0": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE0": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE0_2": {
        "Offset": 1408,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE0": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE0": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE0": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE0": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE0": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE1_0": {
        "Offset": 1412,
        "Description": "CTLE CURVE1_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE1": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE1": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE1": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE1": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE1": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE1": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE1": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE1": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE1": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE1_1": {
        "Offset": 1416,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE1": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE1_2": {
        "Offset": 1420,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE1": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE1": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE1": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE1": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE2_0": {
        "Offset": 1424,
        "Description": "CTLE CURVE2_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE2": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE2": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE2": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE2": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE2": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE2": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE2": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE2": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE2": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE2": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE2": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE2_1": {
        "Offset": 1428,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE2": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE2": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE2": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE2_2": {
        "Offset": 1432,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE2": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE2": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE2": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE2": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE3_0": {
        "Offset": 1436,
        "Description": "CTLE CURVE3_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE3": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE3": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE3": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE3": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE3": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE3": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE3": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE3": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE3": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE3": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE3": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE3": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE3": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE3_1": {
        "Offset": 1440,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE3": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE3": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE3": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE3_2": {
        "Offset": 1444,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE3": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE3": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE3": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE3": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE4_0": {
        "Offset": 1448,
        "Description": "CTLE CURVE4_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE4": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE4": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE4": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE4": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE4": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE4": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE4": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE4": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE4": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE4": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE4": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE4": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE4": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE4_1": {
        "Offset": 1452,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE4": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE4": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE4": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE4_2": {
        "Offset": 1456,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE4": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE4": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE4": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE4": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE5_0": {
        "Offset": 1460,
        "Description": "CTLE CURVE5_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE5": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE5": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE5": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE5": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE5": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE5": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE5": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE5": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE5": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE5": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE5": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE5": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE5": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE5_1": {
        "Offset": 1464,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE5": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE5": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE5": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE5": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE5_2": {
        "Offset": 1468,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE5": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE5": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE5": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE5": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE5": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE6_0": {
        "Offset": 1472,
        "Description": "CTLE CURVE6_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE6": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE6": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE6": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE6": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE6": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE6": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE6": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE6": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE6": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE6": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE6": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE6": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE6": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE6_1": {
        "Offset": 1476,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE6": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE6": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE6": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE6": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE6_2": {
        "Offset": 1480,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE6": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE6": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE6": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE6": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE6": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE7_0": {
        "Offset": 1484,
        "Description": "CTLE CURVE7_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE7": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE7": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE7": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE7": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE7": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE7": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE7": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE7": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE7": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE7": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE7": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE7": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE7": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE7_1": {
        "Offset": 1488,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE7": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE7": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE7": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE7": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE7_2": {
        "Offset": 1492,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE7": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE7": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE7": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE7": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE7": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE8_0": {
        "Offset": 1496,
        "Description": "CTLE CURVE8_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE8": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE8": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE8": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE8": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE8": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE8": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE8": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE8": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE8": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE8": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE8": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE8": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE8": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE8": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE8_1": {
        "Offset": 1500,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE8": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE8": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE8_2": {
        "Offset": 1504,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE8": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE8": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE8": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE8": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE8": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE9_0": {
        "Offset": 1508,
        "Description": "CTLE CURVE9_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE9": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE9": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE9": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE9": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE9": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE9": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE9": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE9": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE9": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE9": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE9": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE9": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE9": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE9": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE9_1": {
        "Offset": 1512,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE9": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE9": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE9": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE9": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE9_2": {
        "Offset": 1516,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE9": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE9": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE9": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE9": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE9": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE10_0": {
        "Offset": 1520,
        "Description": "CTLE CURVE10_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE10": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE10": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE10": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE10": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE10": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE10": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE10": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE10": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE10": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE10": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE10": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE10": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE10": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE10": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE10_1": {
        "Offset": 1524,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE10": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE10": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE10": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE10": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE10_2": {
        "Offset": 1528,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE10": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE10": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE10": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE10": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE10": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE11_0": {
        "Offset": 1532,
        "Description": "CTLE CURVE11_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE11": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE11": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE11": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE11": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE11": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE11": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE11": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE11": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE11": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE11": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE11": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE11": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE11": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE11": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE11": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE11_1": {
        "Offset": 1540,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE11": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE11": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE11": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE11": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE11_2": {
        "Offset": 1544,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE11": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE11": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE11": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE11": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE11": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE12_0": {
        "Offset": 1548,
        "Description": "CTLE CURVE12_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE12": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE12": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE12": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE12": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE12": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE12": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE12": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE12": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE12": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE12": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE12": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE12": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE12": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE12": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE12": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE12_1": {
        "Offset": 1552,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE12": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE12": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE12": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE12": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE12_2": {
        "Offset": 1556,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE12": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE12": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE12": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE12": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE12": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE13_0": {
        "Offset": 1560,
        "Description": "CTLE CURVE13_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE13": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE13": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE13": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE13": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE13": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE13": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE13": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE13": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE13": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE13": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE13": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE13": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE13": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE13": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE13": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE13_1": {
        "Offset": 1564,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE13": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE13": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE13": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE13": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE13_2": {
        "Offset": 1568,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE13": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE13": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE13": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE13": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE13": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE14_0": {
        "Offset": 1572,
        "Description": "CTLE CURVE14_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE14": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE14": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE14": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE14": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE14": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE14": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE14": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE14": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE14": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE14": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE14": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE14": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE14": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE14": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE14": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE14_1": {
        "Offset": 1576,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE14": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE14": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE14": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE14": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE14_2": {
        "Offset": 1580,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE14": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE14": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE14": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE14": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE14": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE15_0": {
        "Offset": 1584,
        "Description": "CTLE CURVE15_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE15": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE15": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE15": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE15": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE15": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE15": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE15": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE15": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE15": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE15": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE15": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE15": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE15": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE15": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE15": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE15_1": {
        "Offset": 1588,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE15": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE15": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE15": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE15": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE15_2": {
        "Offset": 1592,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE15": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE15": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE15": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE15": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE15": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE_RST_0": {
        "Offset": 1596,
        "Description": "CTLE CURVE_RST_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE_RST": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE_RST": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_CURVE_RST": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_CURVE_RST": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_CURVE_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_CURVE_RST": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_CURVE_RST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_CURVE_RST": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_CURVE_RST": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_CURVE_RST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_CURVE_RST": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_CURVE_RST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_CURVE_RST": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_CURVE_RST": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_CURVE_RST": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE_RST_1": {
        "Offset": 1600,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE_RST": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE_RST": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_CURVE_RST": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_CURVE_RST": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_CTLE_CURVE_RST_2": {
        "Offset": 1604,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_CURVE_RST": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE_RST": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE_RST": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_CURVE_RST": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_CURVE_RST": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_0": {
        "Offset": 1608,
        "Description": "Lane CTRL 0, Lane2",
        "Read Mask": "0xFF3F7FFF",
        "Write Mask": "0xFF3F7FFF",
        "Reset Value": "0xFF3B0A45",
        "Bits": {
          "AFE_ML_LANE2_EYE_F_BYPASS": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for FINE Eye Cal"
          },
          "AFE_ML_LANE2_EYE_BYPASS": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for Eye Measure"
          },
          "AFE_ML_LANE2_PIOFFS_BYPASS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for PI-Offset calibration"
          },
          "AFE_ML_LANE2_DC_BYPASS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for DC Measure"
          },
          "AFE_ML_LANE2_AC_BYPASS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for AC Measure"
          },
          "AFE_ML_LANE2_REFCTL_BYPASS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
          },
          "AFE_ML_LANE2_OFFC_TPS1_BYPASS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Offset Taps during TPS1"
          },
          "AFE_ML_LANE2_OFFC_BYPASS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Adder Offset Cancellation"
          },
          "AFE_ML_LANE2_AEQ_SOFT_RESET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
          },
          "AFE_ML_LANE2_CLKEDGE_SEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
          },
          "AFE_ML_LANE2_CONF_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM config load. Pulse high to load."
          },
          "AFE_ML_LANE2_CMCNTL": {
            "Position": [
              9,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
          },
          "AFE_ML_LANE2_RXTAPCNTL": {
            "Position": [
              7,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE bias control: 94%%: 75%%: 63%%: 54%%"
          },
          "AFE_ML_LANE2_TERMHIGHZ": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Rterm HighZ enable"
          },
          "AFE_ML_LANE2_TERMCMHIGH": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set input Common Mode to Vdd"
          },
          "AFE_ML_LANE2_TERMCNTL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Rterm control - typical"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_1": {
        "Offset": 1612,
        "Description": "Lane CTRL 1, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_SATRANGE_SEL": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Integral loop saturation range.value represents highest saturation"
          },
          "AFE_ML_LANE2_TAP4_SEL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP4_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAP4_CONF": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP4_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP4 Polarity because of design changes"
          },
          "AFE_ML_LANE2_TAP3_POLARITY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP3 Polarity because of design changes"
          },
          "AFE_ML_LANE2_TAP3_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP3_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAP3_CONF": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP2_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP2 Polarity because of design changes"
          },
          "AFE_ML_LANE2_TAP2_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP2_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAP2_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP1_POLARITY": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP1 Polarity because of design changes"
          },
          "AFE_ML_LANE2_TAP1_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP1_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAP1_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_2": {
        "Offset": 1616,
        "Description": "Lane CTRL 2, Lane2",
        "Read Mask": "0xFF6FFF7F",
        "Write Mask": "0xFF6FFF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_PI_CTRL_Q_OFFS": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
          },
          "AFE_ML_LANE2_PI_CTRL_SEL": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
          },
          "AFE_ML_LANE2_CTLE_CURVE_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects CTLE_CURVE_CONF permanently when set high"
          },
          "AFE_ML_LANE2_CTLE_CURVE_CONF": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve# - Programmed value"
          },
          "AFE_ML_LANE2_TAPOS_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAPOS Polarity because of design changes"
          },
          "AFE_ML_LANE2_TAPOS_O_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_O_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAPOS_O_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE2_TAPOS_E_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_E_CONF permanently when set high"
          },
          "AFE_ML_LANE2_TAPOS_E_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_3": {
        "Offset": 1620,
        "Description": "Lane CTRL 3, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CTLE_PK2_CCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK1_CCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_VGA_CCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA CapCTRL Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN2_BWE_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN1_BWE_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK2_BWE_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK1_BWE_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_VGA_BWE_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA BWE Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_4": {
        "Offset": 1624,
        "Description": "Lane CTRL 4, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CTLE_VGA_ICTL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA ICTL Static  per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN2_RCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN1_RCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK2_RCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RSE Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK1_RCTRL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_VGA_RCTRL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN2_CCTRL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN1_CCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_5": {
        "Offset": 1628,
        "Description": "Lane CTRL 5, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CTLE_GAIN1_RSCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK2_RSCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK1_RSCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_VGA_RSCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN2_ICTL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN1_ICTL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK2_ICTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_PK1_ICTL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 ICTL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_6": {
        "Offset": 1632,
        "Description": "Lane CTRL 6, Lane2",
        "Read Mask": "0xFFFF77FF",
        "Write Mask": "0xFFFF77FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_RXDFE_ADDOCTL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Output Stage Ctrl"
          },
          "AFE_ML_LANE2_RXDFE_ADDICTL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Input Stage Ctrl"
          },
          "AFE_ML_LANE2_RXDFE_OUTGAIN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Out buffer DC gain enable"
          },
          "AFE_ML_LANE2_RXDFE_DCGAIN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE buffer DC gain enable"
          },
          "AFE_ML_LANE2_CTLEBIASCTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the CTLEBIASCTL Static per AEQ stage"
          },
          "AFE_ML_LANE2_CTLE_GAIN2_RSCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 RS CTRL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_7": {
        "Offset": 1636,
        "Description": "Lane CTRL 7, Lane2",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000040",
        "Bits": {
          "AFE_ML_LANE2_PI_PROP_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_8": {
        "Offset": 1640,
        "Description": "Lane CTRL 8, Lane2",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "AFE_ML_LANE2_PI_INTEGRAL_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_9": {
        "Offset": 1644,
        "Description": "Lane CTRL 9, Lane2",
        "Read Mask": "0xF7FFFFFF",
        "Write Mask": "0xF7FFFFFF",
        "Reset Value": "0x00000086",
        "Bits": {
          "AFE_ML_LANE2_RBIAS_TRIM": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE bias circuit Rtrim settings"
          },
          "AFE_ML_LANE2_GAIN_RLOAD_TRIM": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load resistor trim setting"
          },
          "AFE_ML_LANE2_GAIN_RLOAD_CTRL": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load rtrim control"
          },
          "AFE_ML_LANE2_PK2_RLOAD_CTRL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load rtrim control"
          },
          "AFE_ML_LANE2_PK2_RLOAD_TRIM": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load resistor trim setting"
          },
          "AFE_ML_LANE2_DCCPD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC PowerDown for ODS Clock network"
          },
          "AFE_ML_LANE2_DCCCNTL": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC Control Configuration"
          },
          "AFE_ML_LANE2_VGAPK_RLOAD_TRIM": {
            "Position": [
              10,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load resistor trim setting"
          },
          "AFE_ML_LANE2_VGAPK_RLOAD_CTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load rtrim control"
          },
          "AFE_ML_LANE2_EI_HYST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
          },
          "AFE_ML_LANE2_VAC_TARGET": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "EI threshold setting for reference generator-310mV with ~10mV steps"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_10": {
        "Offset": 1648,
        "Description": "Lane CTRL 10, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x3FE00005",
        "Bits": {
          "AFE_ML_LANE2_BB_CTRL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00003FE0",
            "Comment": "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
          },
          "AFE_ML_LANE2_ATEST_CTRL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Analog Test Ctrl for TYPEC RX"
          },
          "AFE_ML_LANE2_TERMVCMRCTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TERMination VCM Resistor control"
          },
          "AFE_ML_LANE2_REG_HIGHBIASCUR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bias control for DFE"
          },
          "AFE_ML_LANE2_BITCDR_GATEX_DV_CTRL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE2_BITCDR_GATEX_HW_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for HW to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE2_BITCDR_CLK_GATEX": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "BitCDR Clk Gate Function Added for LFPS mode"
          }
        }
      },
      "AFE_ML_LANE2_LANE_CTRL_11": {
        "Offset": 1652,
        "Description": "Lane CTRL 11, Lane2",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_ALT_DATAVALID_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
          }
        }
      },
      "AFE_ML_LANE2_CDR_CTRL_0": {
        "Offset": 1656,
        "Description": "ML CDR Control register 0",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_PI_INT_FILT_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI Integral loop filter select: 0-Titan, 1-Tesla"
          },
          "AFE_ML_LANE2_INTBLOCK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables integral loop to be disabled"
          },
          "AFE_ML_LANE2_PI_FREEZE_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Freeze the PI control output"
          },
          "AFE_ML_LANE2_CDR_TESTBUS_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX CDR testbus select, controls cdr_testbusoutput"
          }
        }
      },
      "AFE_ML_LANE2_ODS_CTRL": {
        "Offset": 1660,
        "Description": "Control for ODS",
        "Read Mask": "0x00FF300A",
        "Write Mask": "0x00FF300A",
        "Reset Value": "0x00000008",
        "Bits": {
          "AFE_ML_LANE2_ODS_PI_CTRL_ADJ": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase adjustment for ODS PI code"
          },
          "AFE_ML_LANE2_ERRDATASEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
          },
          "AFE_ML_LANE2_ODS_SYNC_ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock synchronization enable, should be highERRCLKEN=1"
          },
          "AFE_ML_LANE2_ODS_ENABLE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Overall ODS mode enable"
          }
        }
      },
      "AFE_ML_LANE2_AFE_CTRL_0": {
        "Offset": 1664,
        "Description": "AFE Control 0",
        "Read Mask": "0x7FFFFFFF",
        "Write Mask": "0x7FFFFFFF",
        "Reset Value": "0x003F0C00",
        "Bits": {
          "AFE_ML_LANE2_PICAPCNTL": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
          },
          "AFE_ML_LANE2_PIBIASCNTL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
          },
          "AFE_ML_LANE2_PIICNTL": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "PI pre-buffer current control - data rate dependent"
          },
          "AFE_ML_LANE2_CTLEOFFSETAMPGAIN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset AMP Gain configuration"
          },
          "AFE_ML_LANE2_CTLEOFFSETCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Control"
          },
          "AFE_ML_LANE2_CTLEOFFSETSEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Select"
          },
          "AFE_ML_LANE2_CTLEOFFSETAMPEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Amp Enable"
          },
          "AFE_ML_LANE2_CTLELOWBIAS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
          },
          "AFE_ML_LANE2_PIPRELOADHI": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
          },
          "AFE_ML_LANE2_BITCDR_DIV2ENX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit CDR clock divider; 0=2, 1=4"
          },
          "AFE_ML_LANE2_CDR_INVCLK_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CDR clock"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_0": {
        "Offset": 1668,
        "Description": "Equalizer Control Min-Max 0",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04C81000",
        "Bits": {
          "AFE_ML_LANE2_TAPOS_MIN": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE2_TAP4_MIN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
          },
          "AFE_ML_LANE2_TAP3_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE2_TAP2_MIN": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE2_TAP1_MIN": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_1": {
        "Offset": 1672,
        "Description": "Equalizer Control Min-Max 1",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04481030",
        "Bits": {
          "AFE_ML_LANE2_TAPOS_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE2_TAP4_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
          },
          "AFE_ML_LANE2_TAP3_MAX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE2_TAP2_MAX": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE2_TAP1_MAX": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000030",
            "Comment": "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_2": {
        "Offset": 1676,
        "Description": "Equalizer Control Min-Max 2",
        "Read Mask": "0x60FF0000",
        "Write Mask": "0x60FF0000",
        "Reset Value": "0x60F00000",
        "Bits": {
          "AFE_ML_LANE2_CTLE_CURVE_REFINE_CNT": {
            "Position": [
              29,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "# of CURVEs that can proceed in the Curve/REFINE mode."
          },
          "AFE_ML_LANE2_CTLE_CURVE_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "CTLE Curves Max Value"
          },
          "AFE_ML_LANE2_CTLE_CURVE_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Curves Min Value"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_3": {
        "Offset": 1680,
        "Description": "Equalizer Control Min-Max 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF00FF00",
        "Bits": {
          "AFE_ML_LANE2_BW_EN_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE2_BW_EN_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE2_PK_RC_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "PK RC Composite Max"
          },
          "AFE_ML_LANE2_PK_RC_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PK RC Composite Min"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_4": {
        "Offset": 1684,
        "Description": "Equalizer Control Min-Max 4",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x1F00FF00",
        "Bits": {
          "AFE_ML_LANE2_RS_CTRL_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "CTLE RS CTRL Max"
          },
          "AFE_ML_LANE2_RS_CTRL_MIN": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE RS CTRL Min"
          },
          "AFE_ML_LANE2_ICTL_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "VGA and PK ICTL Composite Max"
          },
          "AFE_ML_LANE2_ICTL_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VGA and PK ICTL Composite Min"
          }
        }
      },
      "AFE_ML_LANE2_EQ_MINMAX_5": {
        "Offset": 1688,
        "Description": "Equalizer Control Min-Max 5",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80088020",
        "Bits": {
          "AFE_ML_LANE2_PI_INTEGRAL_STEP_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Integral Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE2_PI_INTEGRAL_STEP_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
          },
          "AFE_ML_LANE2_PI_PROP_STEP_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Prop Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE2_PI_PROP_STEP_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_0": {
        "Offset": 1692,
        "Description": "Equalizer Control register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00D5A2C0",
        "Bits": {
          "AFE_ML_LANE2_ODSSYNC_WAIT_CFG": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
          },
          "AFE_ML_LANE2_ODSDIV_SYNC_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
          },
          "AFE_ML_LANE2_ADAPT_PI_OFFS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
          },
          "AFE_ML_LANE2_PI_SHIFT_RIGHT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for getting finer PI-offset by dividing by 2"
          },
          "AFE_ML_LANE2_LOOP_SUM_PI": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Loop and sum mode for PI-ADAPT"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT_PI": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum PI option (4/8/16/32)"
          },
          "AFE_ML_LANE2_DCMEAS_OPT": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option for DC Measure"
          },
          "AFE_ML_LANE2_PIADAPT_SAMPLE_LIMIT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for PI-ADAPT"
          },
          "AFE_ML_LANE2_CONSEC_CNT_DC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Configuration for DC Measure, how many consecutive bits for DCMEAS"
          },
          "AFE_ML_LANE2_PI_ERR_OFFS_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
          },
          "AFE_ML_LANE2_PI_CTRL_ERR_AEQ": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
          },
          "AFE_ML_LANE2_AC_SAMPLE_LIMIT": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE2_PI_Q_ERR_CODE_SWAP": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
          },
          "AFE_ML_LANE2_ERRCLK_PWROPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
          },
          "AFE_ML_LANE2_EI_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE2_ERRCLK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
          },
          "AFE_ML_LANE2_OFFS_CANC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable offset cancellation"
          },
          "AFE_ML_LANE2_LPBKEN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
          },
          "AFE_ML_LANE2_FORCE_EI_VAL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "data_valid value to be forced when FORCE_EIEN=1"
          },
          "AFE_ML_LANE2_FORCE_EIEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable register force for data_valid"
          },
          "AFE_ML_LANE2_EIX_DC_COMPARE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare dc measurement during check for idle"
          },
          "AFE_ML_LANE2_EIX_AC_COMPARE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare ac measurement during check for idle"
          },
          "AFE_ML_LANE2_EIX_MEAS_OPT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to perform ac/dc measurement during check for idle"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_1": {
        "Offset": 1696,
        "Description": "Equalizer Control register 1",
        "Read Mask": "0x00DFFFFF",
        "Write Mask": "0x00DFFFFF",
        "Reset Value": "0x001C8000",
        "Bits": {
          "AFE_ML_LANE2_OFFS_AEQ_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls OFFS AEQ stage influence polarity"
          },
          "AFE_ML_LANE2_AEQ_BYPASS_SECONDARY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
          },
          "AFE_ML_LANE2_CLKPAT6_ERR_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
          },
          "AFE_ML_LANE2_CONSEC6_ERR_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
          },
          "AFE_ML_LANE2_OFFC_ENGINE_MODE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to use engine vote tally for OFFC optimization"
          },
          "AFE_ML_LANE2_EYE_MEAS_RG_OFFC": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Separate enable for Return-to-Gold for OFFC TPS1"
          },
          "AFE_ML_LANE2_OFFC_TPS1_DO_MEAS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Just Measuring during OFFC_TPS1"
          },
          "AFE_ML_LANE2_AEQ_WAIT_LIMIT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Wait counter programming inside FSM"
          },
          "AFE_ML_LANE2_ENGINE_WAIT_CDR": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
          },
          "AFE_ML_LANE2_PITRANS_WAIT_CFG": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI_TRANS wait period between individual PI changes"
          },
          "AFE_ML_LANE2_ENGINE_PWAIT_CFG": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine extra wait period for patter check mode"
          },
          "AFE_ML_LANE2_ENGINE_WAIT_CFG2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for Sweep CTLE variable"
          },
          "AFE_ML_LANE2_ENGINE_WAIT_CFG1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for PI offs changes"
          },
          "AFE_ML_LANE2_EISWEEP_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Idle Exit process to sweep variables."
          },
          "AFE_ML_LANE2_IDLE_CHECK_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Idle detector check frequency in normal mode"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_2": {
        "Offset": 1700,
        "Description": "Equalizer Control register 2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x29442200",
        "Bits": {
          "AFE_ML_LANE2_EYE_MEAS_RG": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to start at gold for PI during eye-measurement."
          },
          "AFE_ML_LANE2_EYE_MEAS_RZ": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to return to zero for PI during eye-measurement."
          },
          "AFE_ML_LANE2_EYE_DATA_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
          },
          "AFE_ML_LANE2_PIADAPT_REFTGT_OPT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If Enabled, forces the REFTGT to 0 for PIADAPT"
          },
          "AFE_ML_LANE2_DFESMPLFORCE": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
          },
          "AFE_ML_LANE2_FORCE_CANCEL": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Cancels current AEQ sweep upon 0 to 1 transition"
          },
          "AFE_ML_LANE2_FORCE_VADAPT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
          },
          "AFE_ML_LANE2_TIME_LIMIT_OPT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to double the timeout limit when timeout enabled"
          },
          "AFE_ML_LANE2_TIMEOUT_EN_IN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
          },
          "AFE_ML_LANE2_FLT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable FLT modeis needed  when idle exit is needed outside of TP1."
          },
          "AFE_ML_LANE2_PI_TRANS": {
            "Position": [
              19,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
          },
          "AFE_ML_LANE2_PI_TRANS_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for careful transition of PI code to avoid jumps"
          },
          "AFE_ML_LANE2_VIDEO_ADAPT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
          },
          "AFE_ML_LANE2_VIDEO_ADAPT_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
          },
          "AFE_ML_LANE2_REFINE_REF_TGT_F": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements in Fine Eye Measure"
          },
          "AFE_ML_LANE2_REFINE_REF_TGT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT_F": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT_AC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
          },
          "AFE_ML_LANE2_EYEMEAS_LOOP_LIMIT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop count (default 0 = 1 loop)"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_3": {
        "Offset": 1704,
        "Description": "Equalizer Control register 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x144080A0",
        "Bits": {
          "AFE_ML_LANE2_LOOP_SUM_MEAS_AC": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the amplitude measure"
          },
          "AFE_ML_LANE2_LOOP_SUM_MEAS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the eye measure"
          },
          "AFE_ML_LANE2_CHECK_PI_PN_MEAS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for checking both sides of the eye for force-meaure"
          },
          "AFE_ML_LANE2_SAMPLE_LIMIT_MEAS": {
            "Position": [
              26,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for FORCE-MEASURE for the eye measure"
          },
          "AFE_ML_LANE2_EYEMEAS_LOOP_EN_MEAS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eyemeas Loop Mode enable for FORCE-MEASURE"
          },
          "AFE_ML_LANE2_FORCE_MEASURE": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AC/DC measure upon 0 to 1 transition"
          },
          "AFE_ML_LANE2_REFINE_MODE_MEAS": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT_MEAS": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE2_EYE_ERR_THR_MEAS": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE2_OFFC_DATA_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
          },
          "AFE_ML_LANE2_CHECK_PI_PN_OFFC": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Check both plus and minus sides of eye."
          },
          "AFE_ML_LANE2_OFFC_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sample limit for OFFC"
          },
          "AFE_ML_LANE2_REFINE_REF_TGT_OFFC": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE2_OFFC_TP1_SAMPLE_LIMIT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for OFFC_TPS1"
          },
          "AFE_ML_LANE2_REFINE_MODE_OFFC": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT_OFFC": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum total for OFFC"
          },
          "AFE_ML_LANE2_LOOP_SUM_OFFC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum option for OFFC during TPS1"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_4": {
        "Offset": 1708,
        "Description": "Equalizer Control register 4",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5555F000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_REFINE_MODE_F_IN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage3:"
          },
          "AFE_ML_LANE2_AEQ2_REFINE_MODE_F_IN": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage2:"
          },
          "AFE_ML_LANE2_AEQ1_REFINE_MODE_F_IN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage1:"
          },
          "AFE_ML_LANE2_AEQ0_REFINE_MODE_F_IN": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage0:"
          },
          "AFE_ML_LANE2_AEQ3_REFINE_MODE_IN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage3:"
          },
          "AFE_ML_LANE2_AEQ2_REFINE_MODE_IN": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage2:"
          },
          "AFE_ML_LANE2_AEQ1_REFINE_MODE_IN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage1:"
          },
          "AFE_ML_LANE2_AEQ0_REFINE_MODE_IN": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE2_CHECK_PI_PN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Enables pos+neg pi offset check, Per AEQ Flow Stage."
          },
          "AFE_ML_LANE2_LOOP_SUM_EN_F": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
          },
          "AFE_ML_LANE2_LOOP_SUM_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
          },
          "AFE_ML_LANE2_EYEMEAS_LOOP_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop enable Per AEQ Flow Stage."
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_5": {
        "Offset": 1712,
        "Description": "Equalizer Control register 5",
        "Read Mask": "0xFFFF3F3F",
        "Write Mask": "0xFFFF3F3F",
        "Reset Value": "0xFF000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_FS_MAX": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
          },
          "AFE_ML_LANE2_AEQ2_FS_MAX": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
          },
          "AFE_ML_LANE2_AEQ1_FS_MAX": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
          },
          "AFE_ML_LANE2_AEQ0_FS_MAX": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE2_LOOPSUM_LIMIT0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE2_EYE_ERR_THR3": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE2_EYE_ERR_THR2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE2_EYE_ERR_THR1": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE2_EYE_ERR_THR0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_6": {
        "Offset": 1716,
        "Description": "Equalizer Control register 6",
        "Read Mask": "0xFFFF7777",
        "Write Mask": "0xFFFF7777",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_SAMPLE_FINE_LIMIT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE2_AEQ2_SAMPLE_FINE_LIMIT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE2_AEQ1_SAMPLE_FINE_LIMIT": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE2_AEQ0_SAMPLE_FINE_LIMIT": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE2_AEQ3_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE2_AEQ2_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE2_AEQ1_SAMPLE_LIMIT": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE2_AEQ0_SAMPLE_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_7": {
        "Offset": 1720,
        "Description": "Equalizer Control register 7",
        "Read Mask": "0xFFFFF7FF",
        "Write Mask": "0xFFFFF7FF",
        "Reset Value": "0x00FFF023",
        "Bits": {
          "AFE_ML_LANE2_AEQ_PK_RC_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PKRC"
          },
          "AFE_ML_LANE2_AEQ_PK_RC_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PKRC"
          },
          "AFE_ML_LANE2_AEQ3_REFINE_RANGE": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE2_AEQ2_REFINE_RANGE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE2_AEQ1_REFINE_RANGE": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE2_AEQ_REFINE_SW_EN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
          },
          "AFE_ML_LANE2_AEQ_CURVE_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "AEQ Sweep2 Variable Curve Select per stage"
          },
          "AFE_ML_LANE2_AEQ_CURVE_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Sweep1 Variable Curve select per stage"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_8": {
        "Offset": 1724,
        "Description": "Equalizer Control register 8",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_GAIN1BW_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE2_AEQ_GAIN1BW_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE2_AEQ_PK2BW_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE2_AEQ_PK2BW_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE2_AEQ_PK1BW_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE2_AEQ_PK1BW_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE2_AEQ_VGABW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
          },
          "AFE_ML_LANE2_AEQ_VGABW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_9": {
        "Offset": 1728,
        "Description": "Equalizer Control register 9",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_PK2ICTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE2_AEQ_PK2ICTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE2_AEQ_PK1ICTL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE2_AEQ_PK1ICTL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE2_AEQ_VGAICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
          },
          "AFE_ML_LANE2_AEQ_VGAICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
          },
          "AFE_ML_LANE2_AEQ_GAIN2BW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
          },
          "AFE_ML_LANE2_AEQ_GAIN2BW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_10": {
        "Offset": 1732,
        "Description": "Equalizer Control register 10",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE2_AEQ_RS_CTRL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
          },
          "AFE_ML_LANE2_AEQ_RS_CTRL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
          },
          "AFE_ML_LANE2_AEQ_GAIN2ICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE2_AEQ_GAIN2ICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE2_AEQ_GAIN1ICTL_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
          },
          "AFE_ML_LANE2_AEQ_GAIN1ICTL_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_11": {
        "Offset": 1736,
        "Description": "Equalizer Control register 11",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
          },
          "AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
          },
          "AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
          },
          "AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_12": {
        "Offset": 1740,
        "Description": "Equalizer Control register 12",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_SW1_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ3_SW1_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ2_SW1_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ2_SW1_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ1_SW1_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ1_SW1_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ0_SW1_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ0_SW1_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_13": {
        "Offset": 1744,
        "Description": "Equalizer Control register 13",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_SW2_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ3_SW2_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ2_SW2_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ2_SW2_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ1_SW2_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ1_SW2_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE2_AEQ0_SW2_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE2_AEQ0_SW2_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_14": {
        "Offset": 1748,
        "Description": "Equalizer Control register 14",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_SW2_SPLIT_INC": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ2_SW2_SPLIT_INC": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ1_SW2_SPLIT_INC": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ0_SW2_SPLIT_INC": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ3_SW1_SPLIT_INC": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ2_SW1_SPLIT_INC": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ1_SW1_SPLIT_INC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ0_SW1_SPLIT_INC": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ3_SW2_INC": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ2_SW2_INC": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ1_SW2_INC": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ0_SW2_INC": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ3_SW1_INC": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ2_SW1_INC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ1_SW1_INC": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE2_AEQ0_SW1_INC": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_15": {
        "Offset": 1752,
        "Description": "Equalizer Control register 15",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ1_SW1_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ1_SW1_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ0_SW1_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ0_SW1_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ_SW2_SPLIT44": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE2_AEQ_SW1_SPLIT44": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE2_AEQ_SW2_SPLIT53": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
          },
          "AFE_ML_LANE2_AEQ_SW1_SPLIT53": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_16": {
        "Offset": 1756,
        "Description": "Equalizer Control register 16",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ1_SW2_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ1_SW2_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ0_SW2_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ0_SW2_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ3_SW1_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ3_SW1_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ2_SW1_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ2_SW1_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_17": {
        "Offset": 1760,
        "Description": "Equalizer Control register 17",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x04300000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_TAP2_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap2"
          },
          "AFE_ML_LANE2_AEQ_TAP2_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap2"
          },
          "AFE_ML_LANE2_AEQ_TAP1_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap1"
          },
          "AFE_ML_LANE2_AEQ_TAP1_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap1"
          },
          "AFE_ML_LANE2_AEQ3_SW2_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ3_SW2_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE2_AEQ2_SW2_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE2_AEQ2_SW2_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_18": {
        "Offset": 1764,
        "Description": "Equalizer Control register 18",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000808",
        "Bits": {
          "AFE_ML_LANE2_AEQ_TAPOS_O_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
          },
          "AFE_ML_LANE2_AEQ_TAPOS_O_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
          },
          "AFE_ML_LANE2_AEQ_TAPOS_E_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
          },
          "AFE_ML_LANE2_AEQ_TAPOS_E_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
          },
          "AFE_ML_LANE2_AEQ_TAP4_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap4"
          },
          "AFE_ML_LANE2_AEQ_TAP4_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap4"
          },
          "AFE_ML_LANE2_AEQ_TAP3_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap3"
          },
          "AFE_ML_LANE2_AEQ_TAP3_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap3"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_23": {
        "Offset": 1784,
        "Description": "Equalizer Control register 23",
        "Read Mask": "0x0F3F0F00",
        "Write Mask": "0x0F3F0F00",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_CDR_RST_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
          },
          "AFE_ML_LANE2_AEQ_SAVED_STATUS_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select the AEQ stage for reporting the 'saved' status"
          },
          "AFE_ML_LANE2_AEQ_TESTBUS_SEL": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
          },
          "AFE_ML_LANE2_EYEMEAS_NOERR_CNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Disable of Error Counting for speed"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_24": {
        "Offset": 1788,
        "Description": "Equalizer Control register 24",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x100F07F1",
        "Bits": {
          "AFE_ML_LANE2_LMS_REFCTL_CFG": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
          },
          "AFE_ML_LANE2_LMS_REFCTL": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Err Refctl value to use for LMS DFE adaptation"
          },
          "AFE_ML_LANE2_LMS_DURATION_CFG": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
          },
          "AFE_ML_LANE2_LMS_ACDC_MEAS_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for allowing LMS state to get new AC/DCMeas values"
          },
          "AFE_ML_LANE2_LMS_FILTER_ODD": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects which side is filtered out if the filter enabled"
          },
          "AFE_ML_LANE2_LMS_EVENODD_FILTER_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for filtering half of the samples"
          },
          "AFE_ML_LANE2_LMS_FORCE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AEQ State to stay in LMS mode for debug"
          },
          "AFE_ML_LANE2_LMS_VIDEO_OPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to allow LMS DFE process to run during VIDEO"
          },
          "AFE_ML_LANE2_LMS_TAPOS_O_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Odd stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAPOS_E_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Even stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAP4_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T4 DFE Tap4 stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAP3_SEL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T3 DFE Tap3 stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAP2_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T2 DFE Tap2 stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAP1_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T1 DFE Tap1 stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_TAP0_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0 (gain) stage of DFE LMS"
          },
          "AFE_ML_LANE2_LMS_FLOW_POS": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
          },
          "AFE_ML_LANE2_LMS_BYPASS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS Adaptation bypass.  1=No DFE LMS"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_25": {
        "Offset": 1792,
        "Description": "Equalizer Control register 25",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10111111",
        "Bits": {
          "AFE_ML_LANE2_LMS_TOS_POLARITY": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS TOS influence polarity"
          },
          "AFE_ML_LANE2_LMS_T4_POLARITY": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T4 influence polarity"
          },
          "AFE_ML_LANE2_LMS_T3_POLARITY": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T3 influence polarity"
          },
          "AFE_ML_LANE2_LMS_T2_POLARITY": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T2 influence polarity"
          },
          "AFE_ML_LANE2_LMS_T1_POLARITY": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T1 influence polarity"
          },
          "AFE_ML_LANE2_LMS_TOS_STEP": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE2_LMS_T4_STEP": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE2_LMS_T3_STEP": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE2_LMS_T2_STEP": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE2_LMS_T1_STEP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE2_LMS_T0_STEP": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          }
        }
      },
      "AFE_ML_LANE2_EQ_CTRL_26": {
        "Offset": 1796,
        "Description": "Equalizer Control register 26",
        "Read Mask": "0x1F77377F",
        "Write Mask": "0x1F77377F",
        "Reset Value": "0x01112224",
        "Bits": {
          "AFE_ML_LANE2_ALTDV_SAMPLE_LIMIT": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
          },
          "AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_N": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
          },
          "AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_P": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
          },
          "AFE_ML_LANE2_LMS_T4_HALF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE2_LMS_T3_HALF_RANGE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE2_LMS_T2_HALF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE2_LMS_T1_HALF_RANGE": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE2_LMS_AUTO_RANGE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable LMS result to auto re-define Tap search range"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE0_0": {
        "Offset": 1800,
        "Description": "CTLE CURVE0_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE0": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE0": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE0": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE0": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE0": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE0": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE0": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE0": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE0": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE0": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE0": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE0_1": {
        "Offset": 1804,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE0": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE0": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE0": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE0": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE0_2": {
        "Offset": 1808,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE0": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE0": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE0": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE0": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE0": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE1_0": {
        "Offset": 1812,
        "Description": "CTLE CURVE1_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE1": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE1": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE1": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE1": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE1": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE1": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE1": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE1": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE1": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE1_1": {
        "Offset": 1816,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE1": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE1_2": {
        "Offset": 1820,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE1": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE1": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE1": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE1": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE2_0": {
        "Offset": 1824,
        "Description": "CTLE CURVE2_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE2": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE2": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE2": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE2": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE2": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE2": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE2": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE2": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE2": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE2": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE2": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE2_1": {
        "Offset": 1828,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE2": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE2": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE2": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE2_2": {
        "Offset": 1832,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE2": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE2": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE2": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE2": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE3_0": {
        "Offset": 1836,
        "Description": "CTLE CURVE3_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE3": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE3": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE3": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE3": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE3": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE3": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE3": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE3": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE3": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE3": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE3": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE3": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE3": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE3_1": {
        "Offset": 1840,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE3": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE3": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE3": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE3_2": {
        "Offset": 1844,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE3": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE3": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE3": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE3": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE4_0": {
        "Offset": 1848,
        "Description": "CTLE CURVE4_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE4": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE4": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE4": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE4": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE4": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE4": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE4": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE4": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE4": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE4": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE4": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE4": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE4": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE4_1": {
        "Offset": 1852,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE4": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE4": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE4": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE4_2": {
        "Offset": 1856,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE4": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE4": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE4": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE4": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE5_0": {
        "Offset": 1860,
        "Description": "CTLE CURVE5_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE5": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE5": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE5": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE5": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE5": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE5": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE5": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE5": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE5": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE5": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE5": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE5": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE5": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE5_1": {
        "Offset": 1864,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE5": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE5": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE5": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE5": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE5_2": {
        "Offset": 1868,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE5": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE5": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE5": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE5": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE5": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE6_0": {
        "Offset": 1872,
        "Description": "CTLE CURVE6_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE6": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE6": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE6": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE6": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE6": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE6": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE6": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE6": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE6": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE6": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE6": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE6": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE6": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE6_1": {
        "Offset": 1876,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE6": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE6": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE6": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE6": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE6_2": {
        "Offset": 1880,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE6": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE6": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE6": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE6": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE6": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE7_0": {
        "Offset": 1884,
        "Description": "CTLE CURVE7_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE7": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE7": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE7": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE7": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE7": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE7": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE7": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE7": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE7": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE7": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE7": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE7": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE7": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE7_1": {
        "Offset": 1888,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE7": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE7": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE7": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE7": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE7_2": {
        "Offset": 1892,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE7": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE7": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE7": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE7": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE7": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE8_0": {
        "Offset": 1896,
        "Description": "CTLE CURVE8_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE8": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE8": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE8": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE8": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE8": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE8": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE8": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE8": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE8": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE8": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE8": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE8": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE8": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE8": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE8_1": {
        "Offset": 1900,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE8": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE8": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE8_2": {
        "Offset": 1904,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE8": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE8": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE8": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE8": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE8": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE9_0": {
        "Offset": 1908,
        "Description": "CTLE CURVE9_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE9": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE9": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE9": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE9": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE9": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE9": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE9": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE9": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE9": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE9": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE9": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE9": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE9": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE9": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE9_1": {
        "Offset": 1912,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE9": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE9": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE9": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE9": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE9_2": {
        "Offset": 1916,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE9": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE9": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE9": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE9": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE9": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE10_0": {
        "Offset": 1920,
        "Description": "CTLE CURVE10_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE10": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE10": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE10": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE10": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE10": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE10": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE10": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE10": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE10": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE10": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE10": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE10": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE10": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE10": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE10_1": {
        "Offset": 1924,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE10": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE10": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE10": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE10": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE10_2": {
        "Offset": 1928,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE10": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE10": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE10": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE10": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE10": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE11_0": {
        "Offset": 1932,
        "Description": "CTLE CURVE11_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE11": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE11": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE11": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE11": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE11": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE11": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE11": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE11": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE11": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE11": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE11": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE11": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE11": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE11": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE11": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE11_1": {
        "Offset": 1940,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE11": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE11": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE11": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE11": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE11_2": {
        "Offset": 1944,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE11": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE11": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE11": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE11": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE11": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE12_0": {
        "Offset": 1948,
        "Description": "CTLE CURVE12_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE12": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE12": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE12": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE12": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE12": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE12": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE12": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE12": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE12": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE12": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE12": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE12": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE12": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE12": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE12": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE12_1": {
        "Offset": 1952,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE12": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE12": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE12": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE12": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE12_2": {
        "Offset": 1956,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE12": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE12": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE12": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE12": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE12": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE13_0": {
        "Offset": 1960,
        "Description": "CTLE CURVE13_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE13": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE13": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE13": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE13": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE13": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE13": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE13": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE13": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE13": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE13": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE13": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE13": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE13": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE13": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE13": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE13_1": {
        "Offset": 1964,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE13": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE13": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE13": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE13": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE13_2": {
        "Offset": 1968,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE13": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE13": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE13": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE13": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE13": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE14_0": {
        "Offset": 1972,
        "Description": "CTLE CURVE14_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE14": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE14": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE14": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE14": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE14": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE14": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE14": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE14": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE14": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE14": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE14": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE14": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE14": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE14": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE14": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE14_1": {
        "Offset": 1976,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE14": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE14": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE14": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE14": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE14_2": {
        "Offset": 1980,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE14": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE14": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE14": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE14": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE14": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE15_0": {
        "Offset": 1984,
        "Description": "CTLE CURVE15_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE15": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE15": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE15": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE15": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE15": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE15": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE15": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE15": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE15": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE15": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE15": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE15": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE15": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE15": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE15": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE15_1": {
        "Offset": 1988,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE15": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE15": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE15": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE15": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE15_2": {
        "Offset": 1992,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE15": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE15": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE15": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE15": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE15": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE_RST_0": {
        "Offset": 1996,
        "Description": "CTLE CURVE_RST_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE_RST": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE_RST": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_CURVE_RST": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_CURVE_RST": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_CURVE_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_CURVE_RST": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_CURVE_RST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_CURVE_RST": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_CURVE_RST": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_CURVE_RST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_CURVE_RST": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_CURVE_RST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_CURVE_RST": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_CURVE_RST": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_CURVE_RST": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE_RST_1": {
        "Offset": 2000,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE_RST": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE_RST": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_CURVE_RST": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_CURVE_RST": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_CTLE_CURVE_RST_2": {
        "Offset": 2004,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_CURVE_RST": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE_RST": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE_RST": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_CURVE_RST": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_CURVE_RST": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_0": {
        "Offset": 2008,
        "Description": "Lane CTRL 0, Lane3",
        "Read Mask": "0xFF3F7FFF",
        "Write Mask": "0xFF3F7FFF",
        "Reset Value": "0xFF3B0A45",
        "Bits": {
          "AFE_ML_LANE3_EYE_F_BYPASS": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for FINE Eye Cal"
          },
          "AFE_ML_LANE3_EYE_BYPASS": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ FSM Bypass for Eye Measure"
          },
          "AFE_ML_LANE3_PIOFFS_BYPASS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for PI-Offset calibration"
          },
          "AFE_ML_LANE3_DC_BYPASS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for DC Measure"
          },
          "AFE_ML_LANE3_AC_BYPASS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for AC Measure"
          },
          "AFE_ML_LANE3_REFCTL_BYPASS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM Bypass for ErrRef Ctl (Affects IdleDetection)"
          },
          "AFE_ML_LANE3_OFFC_TPS1_BYPASS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Offset Taps during TPS1"
          },
          "AFE_ML_LANE3_OFFC_BYPASS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM Bypass for Adder Offset Cancellation"
          },
          "AFE_ML_LANE3_AEQ_SOFT_RESET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft Reset for AEQ meant to send it to IDLE to retrain (minus OFFC)"
          },
          "AFE_ML_LANE3_CLKEDGE_SEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BIT0 - Flip LANE0 clock edge to the PCS RTL- Flip Lane0 clock edge to the CDR and DFE RTL"
          },
          "AFE_ML_LANE3_CONF_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ FSM config load. Pulse high to load."
          },
          "AFE_ML_LANE3_CMCNTL": {
            "Position": [
              9,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Input Vcm control: Vdd - 0.14V: Vdd - 0.18V: Vdd - 0.22V: Vss - 0.26V"
          },
          "AFE_ML_LANE3_RXTAPCNTL": {
            "Position": [
              7,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE bias control: 94%%: 75%%: 63%%: 54%%"
          },
          "AFE_ML_LANE3_TERMHIGHZ": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Rterm HighZ enable"
          },
          "AFE_ML_LANE3_TERMCMHIGH": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set input Common Mode to Vdd"
          },
          "AFE_ML_LANE3_TERMCNTL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Rterm control - typical"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_1": {
        "Offset": 2012,
        "Description": "Lane CTRL 1, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_SATRANGE_SEL": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Integral loop saturation range.value represents highest saturation"
          },
          "AFE_ML_LANE3_TAP4_SEL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP4_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAP4_CONF": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP4_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP4 Polarity because of design changes"
          },
          "AFE_ML_LANE3_TAP3_POLARITY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP3 Polarity because of design changes"
          },
          "AFE_ML_LANE3_TAP3_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP3_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAP3_CONF": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP2_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP2 Polarity because of design changes"
          },
          "AFE_ML_LANE3_TAP2_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP2_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAP2_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP1_POLARITY": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAP1 Polarity because of design changes"
          },
          "AFE_ML_LANE3_TAP1_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAP1_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAP1_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_2": {
        "Offset": 2016,
        "Description": "Lane CTRL 2, Lane3",
        "Read Mask": "0xFF6FFF7F",
        "Write Mask": "0xFF6FFF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_PI_CTRL_Q_OFFS": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase Offset value for PI control:= Value*1.40625*(HSCLKperiod/360)"
          },
          "AFE_ML_LANE3_PI_CTRL_SEL": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects the PI_CTRL_Q_OFFS as the final static setting for PI-CTRL-OFFSET"
          },
          "AFE_ML_LANE3_CTLE_CURVE_SEL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects CTLE_CURVE_CONF permanently when set high"
          },
          "AFE_ML_LANE3_CTLE_CURVE_CONF": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve# - Programmed value"
          },
          "AFE_ML_LANE3_TAPOS_POLARITY": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA for TAPOS Polarity because of design changes"
          },
          "AFE_ML_LANE3_TAPOS_O_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_O_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAPOS_O_CONF": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE3_TAPOS_E_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects TAPOS_E_CONF permanently when set high"
          },
          "AFE_ML_LANE3_TAPOS_E_CONF": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_3": {
        "Offset": 2020,
        "Description": "Lane CTRL 3, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CTLE_PK2_CCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK1_CCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_VGA_CCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA CapCTRL Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN2_BWE_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN1_BWE_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK2_BWE_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK1_BWE_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 BWE Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_VGA_BWE_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA BWE Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_4": {
        "Offset": 2024,
        "Description": "Lane CTRL 4, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CTLE_VGA_ICTL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA ICTL Static  per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN2_RCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Res Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN1_RCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK2_RCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RSE Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK1_RCTRL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_VGA_RCTRL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA Res Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN2_CCTRL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 Cap Ctrl Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN1_CCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 Cap Ctrl Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_5": {
        "Offset": 2028,
        "Description": "Lane CTRL 5, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CTLE_GAIN1_RSCTRL_FIX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK2_RSCTRL_FIX": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 RS Ctrl Static  per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK1_RSCTRL_FIX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_VGA_RSCTRL_FIX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the VGA RS Ctrl per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN2_ICTL_FIX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN1_ICTL_FIX": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN1 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK2_ICTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK2 ICTL Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_PK1_ICTL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the PK1 ICTL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_6": {
        "Offset": 2032,
        "Description": "Lane CTRL 6, Lane3",
        "Read Mask": "0xFFFF77FF",
        "Write Mask": "0xFFFF77FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_RXDFE_ADDOCTL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Output Stage Ctrl"
          },
          "AFE_ML_LANE3_RXDFE_ADDICTL": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adder Input Stage Ctrl"
          },
          "AFE_ML_LANE3_RXDFE_OUTGAIN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Out buffer DC gain enable"
          },
          "AFE_ML_LANE3_RXDFE_DCGAIN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE buffer DC gain enable"
          },
          "AFE_ML_LANE3_CTLEBIASCTL_FIX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the CTLEBIASCTL Static per AEQ stage"
          },
          "AFE_ML_LANE3_CTLE_GAIN2_RSCTRL_FIX": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fix the GAIN2 RS CTRL Static per AEQ stage"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_7": {
        "Offset": 2036,
        "Description": "Lane CTRL 7, Lane3",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000040",
        "Bits": {
          "AFE_ML_LANE3_PI_PROP_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Value for proportional stepranges for different data ratesx100: RBRx80: HBRx60: HBR2x40: HBR3"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_8": {
        "Offset": 2040,
        "Description": "Lane CTRL 8, Lane3",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00003FFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "AFE_ML_LANE3_PI_INTEGRAL_STEP": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Value for integral stepranges for different data ratesx20: RBRx20: HBRx14: HBR2x10: HBR3"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_9": {
        "Offset": 2044,
        "Description": "Lane CTRL 9, Lane3",
        "Read Mask": "0xF7FFFFFF",
        "Write Mask": "0xF7FFFFFF",
        "Reset Value": "0x00000086",
        "Bits": {
          "AFE_ML_LANE3_RBIAS_TRIM": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE bias circuit Rtrim settings"
          },
          "AFE_ML_LANE3_GAIN_RLOAD_TRIM": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load resistor trim setting"
          },
          "AFE_ML_LANE3_GAIN_RLOAD_CTRL": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE GAIN AMP load rtrim control"
          },
          "AFE_ML_LANE3_PK2_RLOAD_CTRL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load rtrim control"
          },
          "AFE_ML_LANE3_PK2_RLOAD_TRIM": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Peaking AMP load resistor trim setting"
          },
          "AFE_ML_LANE3_DCCPD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC PowerDown for ODS Clock network"
          },
          "AFE_ML_LANE3_DCCCNTL": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DCC Control Configuration"
          },
          "AFE_ML_LANE3_VGAPK_RLOAD_TRIM": {
            "Position": [
              10,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load resistor trim setting"
          },
          "AFE_ML_LANE3_VGAPK_RLOAD_CTRL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE VGA/PK AMP load rtrim control"
          },
          "AFE_ML_LANE3_EI_HYST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Idle detector hysteresis, represents the number of ErrRef settingsthe VAC Target which will trigger entry to IDLE"
          },
          "AFE_ML_LANE3_VAC_TARGET": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "EI threshold setting for reference generator-310mV with ~10mV steps"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_10": {
        "Offset": 2048,
        "Description": "Lane CTRL 10, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x3FE00005",
        "Bits": {
          "AFE_ML_LANE3_BB_CTRL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00003FE0",
            "Comment": "Boby Bias Control for RX Lane: 0v, 1: 0.8V (Normal): 0.8v, 1: 0V (Inverted case below)[0]: DFE SLS[1]: DFE SLR[2]: DFE SLN[3]: DFE ANL[4]: CTLE[5]: Clock gen (Inverted)[6]: SIPO parallel (Inverted)[7]: SIPO serial (Inverted)[8]: Clkgen CML2CMOS (Inverted)[9]: Clkgen Dividers (Inverted)[10]: Clkgen input buffer (Inverted)[11]: PI input buffer (Inverted)[12]: PI integrator (Inverted)[13]: PI mixer (Inverted)[14]: DFE spare[15]: DFE spare"
          },
          "AFE_ML_LANE3_ATEST_CTRL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Analog Test Ctrl for TYPEC RX"
          },
          "AFE_ML_LANE3_TERMVCMRCTRL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TERMination VCM Resistor control"
          },
          "AFE_ML_LANE3_REG_HIGHBIASCUR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bias control for DFE"
          },
          "AFE_ML_LANE3_BITCDR_GATEX_DV_CTRL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for DataValid to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE3_BITCDR_GATEX_HW_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for HW to control directly the BiTCDR_CLk_GATEX"
          },
          "AFE_ML_LANE3_BITCDR_CLK_GATEX": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "BitCDR Clk Gate Function Added for LFPS mode"
          }
        }
      },
      "AFE_ML_LANE3_LANE_CTRL_11": {
        "Offset": 2052,
        "Description": "Lane CTRL 11, Lane3",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_ALT_DATAVALID_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If high, selects the alternate datavalid logic for generating AEQ DATAVALID"
          }
        }
      },
      "AFE_ML_LANE3_CDR_CTRL_0": {
        "Offset": 2056,
        "Description": "ML CDR Control register 0",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_PI_INT_FILT_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI Integral loop filter select: 0-Titan, 1-Tesla"
          },
          "AFE_ML_LANE3_INTBLOCK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables integral loop to be disabled"
          },
          "AFE_ML_LANE3_PI_FREEZE_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Freeze the PI control output"
          },
          "AFE_ML_LANE3_CDR_TESTBUS_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX CDR testbus select, controls cdr_testbusoutput"
          }
        }
      },
      "AFE_ML_LANE3_ODS_CTRL": {
        "Offset": 2060,
        "Description": "Control for ODS",
        "Read Mask": "0x00FF300A",
        "Write Mask": "0x00FF300A",
        "Reset Value": "0x00000008",
        "Bits": {
          "AFE_ML_LANE3_ODS_PI_CTRL_ADJ": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase adjustment for ODS PI code"
          },
          "AFE_ML_LANE3_ERRDATASEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select for errdata vs. normal slicer data to send to the coreUnused on Panamera"
          },
          "AFE_ML_LANE3_ODS_SYNC_ENABLE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock synchronization enable, should be highERRCLKEN=1"
          },
          "AFE_ML_LANE3_ODS_ENABLE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Overall ODS mode enable"
          }
        }
      },
      "AFE_ML_LANE3_AFE_CTRL_0": {
        "Offset": 2064,
        "Description": "AFE Control 0",
        "Read Mask": "0x7FFFFFFF",
        "Write Mask": "0x7FFFFFFF",
        "Reset Value": "0x003F0C00",
        "Bits": {
          "AFE_ML_LANE3_PICAPCNTL": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI mixer capacitance control - data rate dependent: RBR: HBR: HBR2: HBR3, 10Gbps"
          },
          "AFE_ML_LANE3_PIBIASCNTL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "PI bias control: PI Mixer bias: PI input buffer: PI pre/out buffer: low, 01: mid1, 10: mid2, 11: high"
          },
          "AFE_ML_LANE3_PIICNTL": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "PI pre-buffer current control - data rate dependent"
          },
          "AFE_ML_LANE3_CTLEOFFSETAMPGAIN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset AMP Gain configuration"
          },
          "AFE_ML_LANE3_CTLEOFFSETCTRL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Control"
          },
          "AFE_ML_LANE3_CTLEOFFSETSEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Select"
          },
          "AFE_ML_LANE3_CTLEOFFSETAMPEN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Offset Amp Enable"
          },
          "AFE_ML_LANE3_CTLELOWBIAS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE low bias current option - data rate dependent: High bias current for CTLE (HBR2, HBR2.5, HBR3): Low bias current for CTLE (RBR, HBR)"
          },
          "AFE_ML_LANE3_PIPRELOADHI": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI pre-buffer high load resistance option: HBR, HBR2, HBR3: RBR"
          },
          "AFE_ML_LANE3_BITCDR_DIV2ENX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit CDR clock divider; 0=2, 1=4"
          },
          "AFE_ML_LANE3_CDR_INVCLK_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Invert CDR clock"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_0": {
        "Offset": 2068,
        "Description": "Equalizer Control Min-Max 0",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04C81000",
        "Bits": {
          "AFE_ML_LANE3_TAPOS_MIN": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE3_TAP4_MIN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "DFE Tap4 Min - Swept from min to max, (9 total), 4 bits neededThis value is signed and ranges from -4 to +4 (0xC to 0x4)When Tap4 is combined with tap3 into a single sweep variable,the MIN val is not used (assumed 0xC (-4))"
          },
          "AFE_ML_LANE3_TAP3_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Min - Swept from 0 to min/max (9 each way), only 4 bits neededThis value is positive and applied in the negative directionUse maximum Min=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE3_TAP2_MIN": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Min - Swept from 0 to min/max (17 each), only 5 bits neededThis value is positive and applied in the negative direction"
          },
          "AFE_ML_LANE3_TAP1_MIN": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE Tap1 Min - Swept from Min/Max, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_1": {
        "Offset": 2072,
        "Description": "Equalizer Control Min-Max 1",
        "Read Mask": "0x1FFF1F3F",
        "Write Mask": "0x1FFF1F3F",
        "Reset Value": "0x04481030",
        "Bits": {
          "AFE_ML_LANE3_TAPOS_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tapos Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE3_TAP4_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "DFE Tap4 Max - Swept from min to max, (9 total), 4 bits needed"
          },
          "AFE_ML_LANE3_TAP3_MAX": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "DFE Tap3 Max - Swept from 0 to min/max (9 each way), only 4 bits neededUse maximum Tap3Max=7h when combining sweep variable with Tap4"
          },
          "AFE_ML_LANE3_TAP2_MAX": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "DFE Tap2 Max - Swept from 0 to min/max (17 each), only 5 bits needed"
          },
          "AFE_ML_LANE3_TAP1_MAX": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000030",
            "Comment": "DFE Tap1 Max - Swept from Min/Max, 48 combos, all 6 bits needed"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_2": {
        "Offset": 2076,
        "Description": "Equalizer Control Min-Max 2",
        "Read Mask": "0x60FF0000",
        "Write Mask": "0x60FF0000",
        "Reset Value": "0x60F00000",
        "Bits": {
          "AFE_ML_LANE3_CTLE_CURVE_REFINE_CNT": {
            "Position": [
              29,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "# of CURVEs that can proceed in the Curve/REFINE mode."
          },
          "AFE_ML_LANE3_CTLE_CURVE_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "CTLE Curves Max Value"
          },
          "AFE_ML_LANE3_CTLE_CURVE_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE Curves Min Value"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_3": {
        "Offset": 2080,
        "Description": "Equalizer Control Min-Max 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF00FF00",
        "Bits": {
          "AFE_ML_LANE3_BW_EN_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "BW EN Composite Max (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE3_BW_EN_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BW EN Composite Min (1 stage to 5 stages combined) [0]=VGA"
          },
          "AFE_ML_LANE3_PK_RC_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "PK RC Composite Max"
          },
          "AFE_ML_LANE3_PK_RC_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PK RC Composite Min"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_4": {
        "Offset": 2084,
        "Description": "Equalizer Control Min-Max 4",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x1F00FF00",
        "Bits": {
          "AFE_ML_LANE3_RS_CTRL_MAX": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "CTLE RS CTRL Max"
          },
          "AFE_ML_LANE3_RS_CTRL_MIN": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CTLE RS CTRL Min"
          },
          "AFE_ML_LANE3_ICTL_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "VGA and PK ICTL Composite Max"
          },
          "AFE_ML_LANE3_ICTL_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VGA and PK ICTL Composite Min"
          }
        }
      },
      "AFE_ML_LANE3_EQ_MINMAX_5": {
        "Offset": 2088,
        "Description": "Equalizer Control Min-Max 5",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80088020",
        "Bits": {
          "AFE_ML_LANE3_PI_INTEGRAL_STEP_MAX": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Integral Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE3_PI_INTEGRAL_STEP_MIN": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "PI Integral Step Min - applied to the lower 8 bits ([13:8]=0)"
          },
          "AFE_ML_LANE3_PI_PROP_STEP_MAX": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "PI Prop Step Max - applied as a range added to the min"
          },
          "AFE_ML_LANE3_PI_PROP_STEP_MIN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "PI Prop Step Min - applied to the lower 8 bits ([13:8]=0)"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_0": {
        "Offset": 2092,
        "Description": "Equalizer Control register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00D5A2C0",
        "Bits": {
          "AFE_ML_LANE3_ODSSYNC_WAIT_CFG": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Configuration for setting the delay between ERRCLK enabled andthe ODS divider sync pulse.2'b00:8'h28 (~100ns at HBR3), 2'b01:8'h3f2'b10:8'h7f, 2'b11:8'hff"
          },
          "AFE_ML_LANE3_ODSDIV_SYNC_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to enable auto-resync of the ODSDivider during AEQThis would only be needed with PI_CTRL_ERR_AEQ/PI_ERR_OFFS_EN"
          },
          "AFE_ML_LANE3_ADAPT_PI_OFFS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to adapt pi-offset even when bypassing PIADAPTWorks during eye-measure if check_pi_pn=1"
          },
          "AFE_ML_LANE3_PI_SHIFT_RIGHT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for getting finer PI-offset by dividing by 2"
          },
          "AFE_ML_LANE3_LOOP_SUM_PI": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Loop and sum mode for PI-ADAPT"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT_PI": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum PI option (4/8/16/32)"
          },
          "AFE_ML_LANE3_DCMEAS_OPT": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option for DC Measure"
          },
          "AFE_ML_LANE3_PIADAPT_SAMPLE_LIMIT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for PI-ADAPT"
          },
          "AFE_ML_LANE3_CONSEC_CNT_DC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Configuration for DC Measure, how many consecutive bits for DCMEAS"
          },
          "AFE_ML_LANE3_PI_ERR_OFFS_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERROR Clk PI to be offset from the main PI during AEQ search.feature may require a slightly different startup procedure to enable the ODS PI.can measure the eye without affecting the main data traffic."
          },
          "AFE_ML_LANE3_PI_CTRL_ERR_AEQ": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable to the CDR for enabling the ODS PI for AEQ - this triggers the sync"
          },
          "AFE_ML_LANE3_AC_SAMPLE_LIMIT": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Controls the MEASURE state sample limit which includes AC andDC level measuring.'b000: 12'h1F'b001: 12'h3F'b010: 12'h7F'b011: 12'hFF'b100: 12'h1FF'b101: 12'h3FF'b110: 12'h7FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE3_PI_Q_ERR_CODE_SWAP": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SWAPs Q clk and Err Clk PI-code output of AEQ,used withPI_ERR_OFFS_EN=1 to sweep main slicer clock for AEQ"
          },
          "AFE_ML_LANE3_ERRCLK_PWROPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for ERRCLK_EN to be dynamically controlled by AEQ"
          },
          "AFE_ML_LANE3_EI_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Final EI Sample Limit - in ls_clk units.'b000: 12'h1'b001: 12'h3'b010: 12'h7'b011: 12'hF'b100: 12'h3F'b101: 12'hFF'b110: 12'h3FF'b111: 12'hFFF"
          },
          "AFE_ML_LANE3_ERRCLK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for the error data deserializer clock network(bitclk and parallel rate clock)"
          },
          "AFE_ML_LANE3_OFFS_CANC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable offset cancellation"
          },
          "AFE_ML_LANE3_LPBKEN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces LPBK enable at Rx VGA; VGA driven by Err Ref Gen"
          },
          "AFE_ML_LANE3_FORCE_EI_VAL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "data_valid value to be forced when FORCE_EIEN=1"
          },
          "AFE_ML_LANE3_FORCE_EIEN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable register force for data_valid"
          },
          "AFE_ML_LANE3_EIX_DC_COMPARE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare dc measurement during check for idle"
          },
          "AFE_ML_LANE3_EIX_AC_COMPARE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to compare ac measurement during check for idle"
          },
          "AFE_ML_LANE3_EIX_MEAS_OPT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to perform ac/dc measurement during check for idle"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_1": {
        "Offset": 2096,
        "Description": "Equalizer Control register 1",
        "Read Mask": "0x00DFFFFF",
        "Write Mask": "0x00DFFFFF",
        "Reset Value": "0x001C8000",
        "Bits": {
          "AFE_ML_LANE3_OFFS_AEQ_POLARITY": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Controls OFFS AEQ stage influence polarity"
          },
          "AFE_ML_LANE3_AEQ_BYPASS_SECONDARY": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ bypass enable for secondary training runs. This allows AEQ to operateduring initial link training, freezing its result for later retrains"
          },
          "AFE_ML_LANE3_CLKPAT6_ERR_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 20bit frames of clkpattern -For AEQ mode)"
          },
          "AFE_ML_LANE3_CONSEC6_ERR_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enables checking for 6 consecutive 1s/0s (disable in PRBS AEQ mode)"
          },
          "AFE_ML_LANE3_OFFC_ENGINE_MODE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to use engine vote tally for OFFC optimization"
          },
          "AFE_ML_LANE3_EYE_MEAS_RG_OFFC": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Separate enable for Return-to-Gold for OFFC TPS1"
          },
          "AFE_ML_LANE3_OFFC_TPS1_DO_MEAS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables Just Measuring during OFFC_TPS1"
          },
          "AFE_ML_LANE3_AEQ_WAIT_LIMIT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Wait counter programming inside FSM"
          },
          "AFE_ML_LANE3_ENGINE_WAIT_CDR": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for CDR reset (7F/FF/1FF/3FF)"
          },
          "AFE_ML_LANE3_PITRANS_WAIT_CFG": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PI_TRANS wait period between individual PI changes"
          },
          "AFE_ML_LANE3_ENGINE_PWAIT_CFG": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine extra wait period for patter check mode"
          },
          "AFE_ML_LANE3_ENGINE_WAIT_CFG2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for Sweep CTLE variable"
          },
          "AFE_ML_LANE3_ENGINE_WAIT_CFG1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Engine Wait period for PI offs changes"
          },
          "AFE_ML_LANE3_EISWEEP_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for Idle Exit process to sweep variables."
          },
          "AFE_ML_LANE3_IDLE_CHECK_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Idle detector check frequency in normal mode"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_2": {
        "Offset": 2100,
        "Description": "Equalizer Control register 2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x29442200",
        "Bits": {
          "AFE_ML_LANE3_EYE_MEAS_RG": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to start at gold for PI during eye-measurement."
          },
          "AFE_ML_LANE3_EYE_MEAS_RZ": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to return to zero for PI during eye-measurement."
          },
          "AFE_ML_LANE3_EYE_DATA_OPT": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AEQ option for data used for checking eye.-Errdata, 0-Errdata-Hi Only (traditionally 1 for Eye-width"
          },
          "AFE_ML_LANE3_PIADAPT_REFTGT_OPT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If Enabled, forces the REFTGT to 0 for PIADAPT"
          },
          "AFE_ML_LANE3_DFESMPLFORCE": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Forces error slicers on when the error clk domain is enabled.low, error slicers are controlled by divider logic,only 4UI/divclk period. Default: 1"
          },
          "AFE_ML_LANE3_FORCE_CANCEL": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Cancels current AEQ sweep upon 0 to 1 transition"
          },
          "AFE_ML_LANE3_FORCE_VADAPT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces VIDEO adapt without need for VIDEO_ADAPT_EN,still depends on VIDEO_ADAPT_OPT as to how the adapt is done."
          },
          "AFE_ML_LANE3_TIME_LIMIT_OPT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Option to double the timeout limit when timeout enabled"
          },
          "AFE_ML_LANE3_TIMEOUT_EN_IN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timeout master enable (For IDLEDETX/ACMEAS/DCMEAS)"
          },
          "AFE_ML_LANE3_FLT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable FLT modeis needed  when idle exit is needed outside of TP1."
          },
          "AFE_ML_LANE3_PI_TRANS": {
            "Position": [
              19,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Step size on the raw pi_offs_var for the PI transitions in PI_TRANS mode"
          },
          "AFE_ML_LANE3_PI_TRANS_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable for careful transition of PI code to avoid jumps"
          },
          "AFE_ML_LANE3_VIDEO_ADAPT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables the VIDEO ADAPT mode for comparing the best settings in normal trafficdoing full search"
          },
          "AFE_ML_LANE3_VIDEO_ADAPT_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option for how the video adapt mode executes whichbe enabled using VIDEO_ADAPT_EN: limited to best configs: full searchsearch depends on final_comp_en being set to 1"
          },
          "AFE_ML_LANE3_REFINE_REF_TGT_F": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements in Fine Eye Measure"
          },
          "AFE_ML_LANE3_REFINE_REF_TGT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT_F": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option FINE EYE (4/8/16/32)"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT_AC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop Amount for loop-and-sum option for AC/DC Meas (4/8/16/32)"
          },
          "AFE_ML_LANE3_EYEMEAS_LOOP_LIMIT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop count (default 0 = 1 loop)"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_3": {
        "Offset": 2104,
        "Description": "Equalizer Control register 3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x144080A0",
        "Bits": {
          "AFE_ML_LANE3_LOOP_SUM_MEAS_AC": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the amplitude measure"
          },
          "AFE_ML_LANE3_LOOP_SUM_MEAS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum enable for Force-Measure for the eye measure"
          },
          "AFE_ML_LANE3_CHECK_PI_PN_MEAS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for checking both sides of the eye for force-meaure"
          },
          "AFE_ML_LANE3_SAMPLE_LIMIT_MEAS": {
            "Position": [
              26,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for FORCE-MEASURE for the eye measure"
          },
          "AFE_ML_LANE3_EYEMEAS_LOOP_EN_MEAS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eyemeas Loop Mode enable for FORCE-MEASURE"
          },
          "AFE_ML_LANE3_FORCE_MEASURE": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AC/DC measure upon 0 to 1 transition"
          },
          "AFE_ML_LANE3_REFINE_MODE_MEAS": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config for eye-measurement during EYE-FORCE-MEASURE'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT_MEAS": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE3_EYE_ERR_THR_MEAS": {
            "Position": [
              17,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE3_OFFC_DATA_OPT": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ option for data used for checking OFFC_TPS1 eye.-Errdata, 0-RxPPdata (would normally be main-slicer data)"
          },
          "AFE_ML_LANE3_CHECK_PI_PN_OFFC": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Check both plus and minus sides of eye."
          },
          "AFE_ML_LANE3_OFFC_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Sample limit for OFFC"
          },
          "AFE_ML_LANE3_REFINE_REF_TGT_OFFC": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "REF control for doing eye height measurements"
          },
          "AFE_ML_LANE3_OFFC_TP1_SAMPLE_LIMIT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Sample limit for OFFC_TPS1"
          },
          "AFE_ML_LANE3_REFINE_MODE_OFFC": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Config for eye-measurement during OFFC TPS1'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT_OFFC": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum total for OFFC"
          },
          "AFE_ML_LANE3_LOOP_SUM_OFFC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop and sum option for OFFC during TPS1"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_4": {
        "Offset": 2108,
        "Description": "Equalizer Control register 4",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5555F000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_REFINE_MODE_F_IN": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage3:"
          },
          "AFE_ML_LANE3_AEQ2_REFINE_MODE_F_IN": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage2:"
          },
          "AFE_ML_LANE3_AEQ1_REFINE_MODE_F_IN": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage1:"
          },
          "AFE_ML_LANE3_AEQ0_REFINE_MODE_F_IN": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement FINE, Stage0:"
          },
          "AFE_ML_LANE3_AEQ3_REFINE_MODE_IN": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage3:"
          },
          "AFE_ML_LANE3_AEQ2_REFINE_MODE_IN": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage2:"
          },
          "AFE_ML_LANE3_AEQ1_REFINE_MODE_IN": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage1:"
          },
          "AFE_ML_LANE3_AEQ0_REFINE_MODE_IN": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Config control for AEQ eye measurement, Stage0:'b00:Eye height and positive half,'b01:Eye width and positive half,'b10:Eye width and negative half,'b11:Eye width and positive half"
          },
          "AFE_ML_LANE3_CHECK_PI_PN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Enables pos+neg pi offset check, Per AEQ Flow Stage."
          },
          "AFE_ML_LANE3_LOOP_SUM_EN_F": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine in FINE EYE(pseudo avg) per AEQ Flow Stage"
          },
          "AFE_ML_LANE3_LOOP_SUM_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loop-and-sum option for the sampling engine (pseudo avg)AEQ Flow Stage"
          },
          "AFE_ML_LANE3_EYEMEAS_LOOP_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Eye Measure sample loop enable Per AEQ Flow Stage."
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_5": {
        "Offset": 2112,
        "Description": "Equalizer Control register 5",
        "Read Mask": "0xFFFF3F3F",
        "Write Mask": "0xFFFF3F3F",
        "Reset Value": "0xFF000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_FS_MAX": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg3."
          },
          "AFE_ML_LANE3_AEQ2_FS_MAX": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg2."
          },
          "AFE_ML_LANE3_AEQ1_FS_MAX": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg1."
          },
          "AFE_ML_LANE3_AEQ0_FS_MAX": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Number of Best configs to try for EYE-MEASURE-FINE, Stg0."
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT3": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT2": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE3_LOOPSUM_LIMIT0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Loop Amount for loop-and-sum option (4/8/16/32)"
          },
          "AFE_ML_LANE3_EYE_ERR_THR3": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE3_EYE_ERR_THR2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE3_EYE_ERR_THR1": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Threshold for Declaring a sample set as having an error."
          },
          "AFE_ML_LANE3_EYE_ERR_THR0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Threshold for Declaring a sample set as having an error.3'h0:0,    3'h1:2,    3'h2:4,  3'h3: 3.125%%, 3'h4:6.25%% 3'h5:12.5%% 3'h6:25& 3'h7: 50%%"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_6": {
        "Offset": 2116,
        "Description": "Equalizer Control register 6",
        "Read Mask": "0xFFFF7777",
        "Write Mask": "0xFFFF7777",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_SAMPLE_FINE_LIMIT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE3_AEQ2_SAMPLE_FINE_LIMIT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE3_AEQ1_SAMPLE_FINE_LIMIT": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE3_AEQ0_SAMPLE_FINE_LIMIT": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE_FINE"
          },
          "AFE_ML_LANE3_AEQ3_SAMPLE_LIMIT": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE3_AEQ2_SAMPLE_LIMIT": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE3_AEQ1_SAMPLE_LIMIT": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sample Limit for EYE_MEASURE"
          },
          "AFE_ML_LANE3_AEQ0_SAMPLE_LIMIT": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sample Limit for EYE_MEASURE"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_7": {
        "Offset": 2120,
        "Description": "Equalizer Control register 7",
        "Read Mask": "0xFFFFF7FF",
        "Write Mask": "0xFFFFF7FF",
        "Reset Value": "0x00FFF023",
        "Bits": {
          "AFE_ML_LANE3_AEQ_PK_RC_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PKRC"
          },
          "AFE_ML_LANE3_AEQ_PK_RC_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PKRC"
          },
          "AFE_ML_LANE3_AEQ3_REFINE_RANGE": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 3 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE3_AEQ2_REFINE_RANGE": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 2 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE3_AEQ1_REFINE_RANGE": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "AEQ Stage 1 Refine Half Range (+/-) for Curve/Refine mode"
          },
          "AFE_ML_LANE3_AEQ_REFINE_SW_EN": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Select Refine mode for stages2-4 [0]=stage2User must also enable desired sw1/sw2_en selects"
          },
          "AFE_ML_LANE3_AEQ_CURVE_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "AEQ Sweep2 Variable Curve Select per stage"
          },
          "AFE_ML_LANE3_AEQ_CURVE_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Sweep1 Variable Curve select per stage"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_8": {
        "Offset": 2124,
        "Description": "Equalizer Control register 8",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_GAIN1BW_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE3_AEQ_GAIN1BW_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1BW_EN"
          },
          "AFE_ML_LANE3_AEQ_PK2BW_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE3_AEQ_PK2BW_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2BW_EN"
          },
          "AFE_ML_LANE3_AEQ_PK1BW_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE3_AEQ_PK1BW_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1BW_EN"
          },
          "AFE_ML_LANE3_AEQ_VGABW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGABW_EN"
          },
          "AFE_ML_LANE3_AEQ_VGABW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGABW_EN"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_9": {
        "Offset": 2128,
        "Description": "Equalizer Control register 9",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_PK2ICTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE3_AEQ_PK2ICTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK2_ICTL"
          },
          "AFE_ML_LANE3_AEQ_PK1ICTL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE3_AEQ_PK1ICTL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for PK1-ICTL"
          },
          "AFE_ML_LANE3_AEQ_VGAICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for VGA-ICTL"
          },
          "AFE_ML_LANE3_AEQ_VGAICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for VGAICTL"
          },
          "AFE_ML_LANE3_AEQ_GAIN2BW_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2BW_EN"
          },
          "AFE_ML_LANE3_AEQ_GAIN2BW_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2BW_EN"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_10": {
        "Offset": 2132,
        "Description": "Equalizer Control register 10",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for CTLEBIASCTL"
          },
          "AFE_ML_LANE3_AEQ_RS_CTRL_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for RS-CTRL"
          },
          "AFE_ML_LANE3_AEQ_RS_CTRL_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for RS-CTRL"
          },
          "AFE_ML_LANE3_AEQ_GAIN2ICTL_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE3_AEQ_GAIN2ICTL_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN2-ICTL"
          },
          "AFE_ML_LANE3_AEQ_GAIN1ICTL_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for GAIN1-ICTL"
          },
          "AFE_ML_LANE3_AEQ_GAIN1ICTL_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for GAIN1-ICTL"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_11": {
        "Offset": 2136,
        "Description": "Equalizer Control register 11",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR int gain"
          },
          "AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR int gain"
          },
          "AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 2 enable for CDR prop gain"
          },
          "AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep variable 1 enable for CDR prop gain"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_12": {
        "Offset": 2140,
        "Description": "Equalizer Control register 12",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_SW1_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ3_SW1_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ2_SW1_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ2_SW1_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ1_SW1_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ1_SW1_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ0_SW1_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ0_SW1_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable1 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_13": {
        "Offset": 2144,
        "Description": "Equalizer Control register 13",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_SW2_DFE_THR_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ3_SW2_DFE_THR": {
            "Position": [
              24,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ2_SW2_DFE_THR_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ2_SW2_DFE_THR": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ1_SW2_DFE_THR_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ1_SW2_DFE_THR": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          },
          "AFE_ML_LANE3_AEQ0_SW2_DFE_THR_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold enable"
          },
          "AFE_ML_LANE3_AEQ0_SW2_DFE_THR": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 DFE Sweep Variable2 Threshold SettingThreshold above which a fail stops the sweep"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_14": {
        "Offset": 2148,
        "Description": "Equalizer Control register 14",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_SW2_SPLIT_INC": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ2_SW2_SPLIT_INC": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ1_SW2_SPLIT_INC": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ0_SW2_SPLIT_INC": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ3_SW1_SPLIT_INC": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ2_SW1_SPLIT_INC": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ1_SW1_SPLIT_INC": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ0_SW1_SPLIT_INC": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Split Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ3_SW2_INC": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ2_SW2_INC": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ1_SW2_INC": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ0_SW2_INC": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable2 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ3_SW1_INC": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ2_SW1_INC": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ1_SW1_INC": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Sweep Variable1 Increment value (1/2/4/8)"
          },
          "AFE_ML_LANE3_AEQ0_SW1_INC": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Sweep Variable1 Increment value (1/2/4/8)"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_15": {
        "Offset": 2152,
        "Description": "Equalizer Control register 15",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ1_SW1_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ1_SW1_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ0_SW1_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ0_SW1_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ_SW2_SPLIT44": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE3_AEQ_SW1_SPLIT44": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [4][4]"
          },
          "AFE_ML_LANE3_AEQ_SW2_SPLIT53": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Split 8bits into [3][5]"
          },
          "AFE_ML_LANE3_AEQ_SW1_SPLIT53": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Split 8bits into [3][5]"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_16": {
        "Offset": 2156,
        "Description": "Equalizer Control register 16",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ1_SW2_SPLIT_MAX": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ1_SW2_SPLIT_MIN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 1 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ0_SW2_SPLIT_MAX": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ0_SW2_SPLIT_MIN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 0 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ3_SW1_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ3_SW1_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 1 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ2_SW1_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ2_SW1_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 1 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_17": {
        "Offset": 2160,
        "Description": "Equalizer Control register 17",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x04300000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_TAP2_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap2"
          },
          "AFE_ML_LANE3_AEQ_TAP2_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap2"
          },
          "AFE_ML_LANE3_AEQ_TAP1_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap1"
          },
          "AFE_ML_LANE3_AEQ_TAP1_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap1"
          },
          "AFE_ML_LANE3_AEQ3_SW2_SPLIT_MAX": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ3_SW2_SPLIT_MIN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 3 Sweep Variable 2 Split(Upper Variable) min"
          },
          "AFE_ML_LANE3_AEQ2_SW2_SPLIT_MAX": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) max"
          },
          "AFE_ML_LANE3_AEQ2_SW2_SPLIT_MIN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage 2 Sweep Variable 2 Split(Upper Variable) min"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_18": {
        "Offset": 2164,
        "Description": "Equalizer Control register 18",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000808",
        "Bits": {
          "AFE_ML_LANE3_AEQ_TAPOS_O_SW2_EN": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_o"
          },
          "AFE_ML_LANE3_AEQ_TAPOS_O_SW1_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_o"
          },
          "AFE_ML_LANE3_AEQ_TAPOS_E_SW2_EN": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tapos_e"
          },
          "AFE_ML_LANE3_AEQ_TAPOS_E_SW1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tapos_e"
          },
          "AFE_ML_LANE3_AEQ_TAP4_SW2_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap4"
          },
          "AFE_ML_LANE3_AEQ_TAP4_SW1_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap4"
          },
          "AFE_ML_LANE3_AEQ_TAP3_SW2_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Sweep Variable2 Enable for Tap3"
          },
          "AFE_ML_LANE3_AEQ_TAP3_SW1_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AEQ Per Stage Sweep Variable1 Enable for Tap3"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_23": {
        "Offset": 2184,
        "Description": "Equalizer Control register 23",
        "Read Mask": "0x0F3F0F00",
        "Write Mask": "0x0F3F0F00",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_CDR_RST_EN": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for AEQ to rst cdr during eye-measure when no eye foundAdded per-stage control"
          },
          "AFE_ML_LANE3_AEQ_SAVED_STATUS_SEL": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select the AEQ stage for reporting the 'saved' status"
          },
          "AFE_ML_LANE3_AEQ_TESTBUS_SEL": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive EQ FSM testbus select, controls AEQ_TESTBUS output status"
          },
          "AFE_ML_LANE3_EYEMEAS_NOERR_CNT": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AEQ Per Stage Disable of Error Counting for speed"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_24": {
        "Offset": 2188,
        "Description": "Equalizer Control register 24",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x100F07F1",
        "Bits": {
          "AFE_ML_LANE3_LMS_REFCTL_CFG": {
            "Position": [
              29,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Err Refctl for LMS configuration3'h0: LMS_REFCTL,      3'h1: Avg of VAC/VDC meas value3'h2: VAC/VDC avg + 1, 3'h3: VAC/VDC avg + 23'h4: VAC/VDC avg - 1, 3'h5: VAC/VDC avg - 23'h6: VAC            , 3'h7: VDC"
          },
          "AFE_ML_LANE3_LMS_REFCTL": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Err Refctl value to use for LMS DFE adaptation"
          },
          "AFE_ML_LANE3_LMS_DURATION_CFG": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Sets the time to use for DFE LMSIn LaneClk cycles: CFG+1,12'h0Default: 0xF = 65,536 cycles = 52.4us"
          },
          "AFE_ML_LANE3_LMS_ACDC_MEAS_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for allowing LMS state to get new AC/DCMeas values"
          },
          "AFE_ML_LANE3_LMS_FILTER_ODD": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Selects which side is filtered out if the filter enabled"
          },
          "AFE_ML_LANE3_LMS_EVENODD_FILTER_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for filtering half of the samples"
          },
          "AFE_ML_LANE3_LMS_FORCE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces AEQ State to stay in LMS mode for debug"
          },
          "AFE_ML_LANE3_LMS_VIDEO_OPT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Option to allow LMS DFE process to run during VIDEO"
          },
          "AFE_ML_LANE3_LMS_TAPOS_O_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Odd stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAPOS_E_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0S DFE offset Even stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAP4_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T4 DFE Tap4 stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAP3_SEL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T3 DFE Tap3 stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAP2_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T2 DFE Tap2 stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAP1_SEL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T1 DFE Tap1 stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_TAP0_SEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass the T0 (gain) stage of DFE LMS"
          },
          "AFE_ML_LANE3_LMS_FLOW_POS": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LMS Postion in the AEQ flow0-After AEQ0, 1-After AEQ1, 2-After AEQ23-After AEQ3, 7-Before EyeMeasure"
          },
          "AFE_ML_LANE3_LMS_BYPASS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS Adaptation bypass.  1=No DFE LMS"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_25": {
        "Offset": 2192,
        "Description": "Equalizer Control register 25",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10111111",
        "Bits": {
          "AFE_ML_LANE3_LMS_TOS_POLARITY": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS TOS influence polarity"
          },
          "AFE_ML_LANE3_LMS_T4_POLARITY": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T4 influence polarity"
          },
          "AFE_ML_LANE3_LMS_T3_POLARITY": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T3 influence polarity"
          },
          "AFE_ML_LANE3_LMS_T2_POLARITY": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T2 influence polarity"
          },
          "AFE_ML_LANE3_LMS_T1_POLARITY": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DFE LMS T1 influence polarity"
          },
          "AFE_ML_LANE3_LMS_TOS_STEP": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE3_LMS_T4_STEP": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE3_LMS_T3_STEP": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE3_LMS_T2_STEP": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE3_LMS_T1_STEP": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          },
          "AFE_ML_LANE3_LMS_T0_STEP": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DFE LMS T0 step size"
          }
        }
      },
      "AFE_ML_LANE3_EQ_CTRL_26": {
        "Offset": 2196,
        "Description": "Equalizer Control register 26",
        "Read Mask": "0x1F77377F",
        "Write Mask": "0x1F77377F",
        "Reset Value": "0x01112224",
        "Bits": {
          "AFE_ML_LANE3_ALTDV_SAMPLE_LIMIT": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of Consec Samples UsedSamples Used = Register Value + 1"
          },
          "AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_N": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for Error DetectedThis is used for setting ALT_DV = 02'b00: All 20 bits must be below threshold2'b01: 15/20 bits must be below threshold2'b10: 10/20 bits must be below threshold2'b11: 5/20 bits must be below threshold"
          },
          "AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_P": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Alternate Datavalid Config for # of bits out of 20 bit frame for No Error DetectedThis is used for setting ALT_DV = 12'b00: All 20 bits must be above threshold2'b01: 15/20 bits must be above threshold2'b10: 10/20 bits must be above threshold2'b11: 5/20 bits must be above threshold"
          },
          "AFE_ML_LANE3_LMS_T4_HALF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T4 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE3_LMS_T3_HALF_RANGE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T3 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE3_LMS_T2_HALF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T2 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE3_LMS_T1_HALF_RANGE": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "DFE LMS T1 HALF Range to apply to AEQ in auto mode"
          },
          "AFE_ML_LANE3_LMS_AUTO_RANGE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable LMS result to auto re-define Tap search range"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE0_0": {
        "Offset": 2200,
        "Description": "CTLE CURVE0_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE0": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE0": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE0": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE0": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE0": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE0": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE0": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE0": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE0": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE0": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE0": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE0": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE0": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE0": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE0_1": {
        "Offset": 2204,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE0": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE0": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE0": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE0": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE0_2": {
        "Offset": 2208,
        "Description": "CTLE CURVE0_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE0": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control - data rate dependent'b000: 0uA'b001: 40uA (RBR, HBR)'b010: 60uA'b011: 100uA'b100: 100uA (HBR2, HBR2.5, HBR3)'b101: 140uA'b110: 160uA'b111: 200uA"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE0": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE0": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE0": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE0": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE0": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE1_0": {
        "Offset": 2212,
        "Description": "CTLE CURVE1_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE1": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE1": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE1": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE1": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE1": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE1": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE1": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE1": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE1": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE1": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE1": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE1": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE1": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE1_1": {
        "Offset": 2216,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE1": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE1_2": {
        "Offset": 2220,
        "Description": "CTLE CURVE1_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE1": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE1": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE1": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE1": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE1": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE2_0": {
        "Offset": 2224,
        "Description": "CTLE CURVE2_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE2": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE2": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE2": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE2": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE2": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE2": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE2": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE2": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE2": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE2": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE2": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE2": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE2": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE2": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE2_1": {
        "Offset": 2228,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE2": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE2": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE2": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE2": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE2_2": {
        "Offset": 2232,
        "Description": "CTLE CURVE2_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE2": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE2": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE2": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE2": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE2": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE3_0": {
        "Offset": 2236,
        "Description": "CTLE CURVE3_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE3": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE3": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE3": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE3": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE3": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE3": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE3": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE3": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE3": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE3": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE3": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE3": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE3": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE3": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE3": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE3_1": {
        "Offset": 2240,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE3": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE3": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE3": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE3": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE3_2": {
        "Offset": 2244,
        "Description": "CTLE CURVE3_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE3": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE3": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE3": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE3": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE3": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE4_0": {
        "Offset": 2248,
        "Description": "CTLE CURVE4_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE4": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE4": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE4": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE4": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE4": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE4": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE4": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE4": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE4": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE4": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE4": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE4": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE4": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE4": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE4_1": {
        "Offset": 2252,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE4": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE4": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE4": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE4": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE4_2": {
        "Offset": 2256,
        "Description": "CTLE CURVE4_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE4": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE4": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE4": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE4": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE4": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE5_0": {
        "Offset": 2260,
        "Description": "CTLE CURVE5_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE5": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE5": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE5": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE5": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE5": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE5": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE5": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE5": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE5": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE5": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE5": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE5": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE5": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE5": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE5_1": {
        "Offset": 2264,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE5": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE5": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE5": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE5": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE5_2": {
        "Offset": 2268,
        "Description": "CTLE CURVE5_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE5": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE5": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE5": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE5": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE5": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE5": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE6_0": {
        "Offset": 2272,
        "Description": "CTLE CURVE6_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE6": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE6": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE6": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE6": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE6": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE6": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE6": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE6": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE6": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE6": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE6": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE6": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE6": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE6": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE6_1": {
        "Offset": 2276,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE6": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE6": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE6": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE6": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE6_2": {
        "Offset": 2280,
        "Description": "CTLE CURVE6_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE6": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE6": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE6": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE6": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE6": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE6": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE7_0": {
        "Offset": 2284,
        "Description": "CTLE CURVE7_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE7": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE7": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE7": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE7": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE7": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE7": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE7": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE7": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE7": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE7": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE7": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE7": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE7": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE7": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE7_1": {
        "Offset": 2288,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE7": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE7": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE7": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE7": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE7_2": {
        "Offset": 2292,
        "Description": "CTLE CURVE7_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE7": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE7": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE7": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE7": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE7": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE7": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE8_0": {
        "Offset": 2296,
        "Description": "CTLE CURVE8_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE8": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE8": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE8": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE8": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE8": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE8": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE8": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE8": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE8": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE8": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE8": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE8": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE8": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE8": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE8": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE8_1": {
        "Offset": 2300,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE8": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE8": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE8_2": {
        "Offset": 2304,
        "Description": "CTLE CURVE8_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE8": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE8": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE8": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE8": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE8": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE8": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE9_0": {
        "Offset": 2308,
        "Description": "CTLE CURVE9_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE9": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE9": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE9": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE9": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE9": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE9": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE9": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE9": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE9": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE9": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE9": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE9": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE9": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE9": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE9": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE9_1": {
        "Offset": 2312,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE9": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE9": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE9": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE9": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE9_2": {
        "Offset": 2316,
        "Description": "CTLE CURVE9_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE9": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE9": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE9": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE9": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE9": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE9": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE10_0": {
        "Offset": 2320,
        "Description": "CTLE CURVE10_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE10": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE10": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE10": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE10": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE10": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE10": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE10": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE10": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE10": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE10": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE10": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE10": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE10": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE10": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE10_1": {
        "Offset": 2324,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE10": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE10": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE10": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE10": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE10_2": {
        "Offset": 2328,
        "Description": "CTLE CURVE10_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE10": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE10": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE10": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE10": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE10": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE10": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE11_0": {
        "Offset": 2332,
        "Description": "CTLE CURVE11_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE11": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE11": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE11": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE11": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE11": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE11": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE11": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE11": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE11": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE11": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE11": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE11": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE11": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE11": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE11": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE11_1": {
        "Offset": 2340,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE11": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE11": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE11": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE11": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE11_2": {
        "Offset": 2344,
        "Description": "CTLE CURVE11_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE11": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE11": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE11": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE11": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE11": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE11": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE12_0": {
        "Offset": 2348,
        "Description": "CTLE CURVE12_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE12": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE12": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE12": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE12": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE12": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE12": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE12": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE12": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE12": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE12": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE12": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE12": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE12": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE12": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE12": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE12_1": {
        "Offset": 2352,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE12": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE12": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE12": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE12": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE12_2": {
        "Offset": 2356,
        "Description": "CTLE CURVE12_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE12": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE12": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE12": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE12": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE12": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE12": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE13_0": {
        "Offset": 2360,
        "Description": "CTLE CURVE13_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE13": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE13": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE13": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE13": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE13": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE13": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE13": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE13": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE13": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE13": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE13": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE13": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE13": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE13": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE13": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE13_1": {
        "Offset": 2364,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE13": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE13": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE13": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE13": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE13_2": {
        "Offset": 2368,
        "Description": "CTLE CURVE13_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE13": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE13": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE13": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE13": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE13": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE13": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE14_0": {
        "Offset": 2372,
        "Description": "CTLE CURVE14_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE14": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE14": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE14": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE14": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE14": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE14": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE14": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE14": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE14": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE14": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE14": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE14": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE14": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE14": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE14": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE14_1": {
        "Offset": 2376,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE14": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE14": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE14": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE14": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE14_2": {
        "Offset": 2380,
        "Description": "CTLE CURVE14_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE14": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE14": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE14": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE14": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE14": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE14": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE15_0": {
        "Offset": 2384,
        "Description": "CTLE CURVE15_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE15": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE15": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE15": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE15": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE15": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE15": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE15": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE15": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE15": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE15": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE15": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE15": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE15": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE15": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE15": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE15_1": {
        "Offset": 2388,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE15": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE15": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE15": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE15": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE15_2": {
        "Offset": 2392,
        "Description": "CTLE CURVE15_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE15": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE15": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE15": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE15": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE15": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE15": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE_RST_0": {
        "Offset": 2396,
        "Description": "CTLE CURVE_RST_0",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE_RST": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE_RST": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_CURVE_RST": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_CURVE_RST": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_CURVE_RST": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_CURVE_RST": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_CURVE_RST": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_CURVE_RST": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_CURVE_RST": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_CURVE_RST": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_CURVE_RST": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_CURVE_RST": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_CURVE_RST": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_CURVE_RST": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_CURVE_RST": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE_RST_1": {
        "Offset": 2400,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE_RST": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE_RST": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_CURVE_RST": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_CURVE_RST": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_CTLE_CURVE_RST_2": {
        "Offset": 2404,
        "Description": "CTLE CURVE_RST_1",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x0077777F",
        "Reset Value": "0x00400000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_CURVE_RST": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE_RST": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE_RST": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_CURVE_RST": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_CURVE_RST": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_CURVE_RST": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_0": {
        "Offset": 2808,
        "Description": "Base status 0, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF3FF3",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_PI_CTRL_ERR_OUT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Err Slicer PI Offset"
          },
          "AFE_ML_LANE0_PI_CTRL_Q_OUT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Q Slicer PI Offset"
          },
          "AFE_ML_LANE0_ERRCLK_EN_OUT": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ ERRCLKEN output"
          },
          "AFE_ML_LANE0_ERR_REFCTL": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Error reference control output"
          },
          "AFE_ML_LANE0_ADAPT_STATE": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Adapt FSM State"
          },
          "AFE_ML_LANE0_AEQ_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Done status"
          },
          "AFE_ML_LANE0_DATAVALID": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Main link data valid"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_1": {
        "Offset": 2812,
        "Description": "Base status 1, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_RS_CTRL_OUT": {
            "Position": [
              24
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_RS_CTRL_OUT": {
            "Position": [
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_RS_CTRL_OUT": {
            "Position": [
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_RS_CTRL_OUT": {
            "Position": [
              21
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_RS_CTRL_OUT": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_ICTL_OUT": {
            "Position": [
              18,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE0_GAIN1_ICTL_OUT": {
            "Position": [
              16,
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE0_PK2_ICTL_OUT": {
            "Position": [
              14,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE0_PK1_ICTL_OUT": {
            "Position": [
              12,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE0_VGA_ICTL_OUT": {
            "Position": [
              10,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE0_GAIN2_BW_EN_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_GAIN1_BW_EN_OUT": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK2_BW_EN_OUT": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE0_PK1_BW_EN_OUT": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE0_VGA_BW_EN_OUT": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_2": {
        "Offset": 2816,
        "Description": "Base status 2, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_GAIN2_CAP_CTRL_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_GAIN1_CAP_CTRL_OUT": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK2_CAP_CTRL_OUT": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_PK1_CAP_CTRL_OUT": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE0_VGA_CAP_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_3": {
        "Offset": 2820,
        "Description": "Base Status 3, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CTLEBIASCTL_OUT": {
            "Position": [
              20,
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE0_GAIN2_RES_CTRL_OUT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE0_GAIN1_RES_CTRL_OUT": {
            "Position": [
              12,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE0_PK2_RES_CTRL_OUT": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE0_PK1_RES_CTRL_OUT": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE0_VGA_RES_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_4": {
        "Offset": 2824,
        "Description": "Base status 4, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0F1F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_TAP4_OUT": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP3_OUT": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP2_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE0_TAP1_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_5": {
        "Offset": 2828,
        "Description": "Base status 5, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CTLE_CURVE_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve Output #"
          },
          "AFE_ML_LANE0_TAPOS_O_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE0_TAPOS_E_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_6": {
        "Offset": 2832,
        "Description": "Base Status 6, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_PI_PROP_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for proportional step"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_7": {
        "Offset": 2836,
        "Description": "Base Status 7, Lane0",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_PI_INTEGRAL_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for integral step"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_8": {
        "Offset": 2840,
        "Description": "Base status 8, Lane0",
        "Read Mask": "0x1F1F1F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_VDC_MEAS_AEQ": {
            "Position": [
              24,
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE0_VAC_MEAS_AEQ": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE0_VDC_MEAS_INIT": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting IDLE"
          },
          "AFE_ML_LANE0_VAC_MEAS_INIT": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting IDLE"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_9": {
        "Offset": 2844,
        "Description": "Base status 9, Lane0",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_VDC_MEAS_NOW": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Consecutive bits Amplitude measurement"
          },
          "AFE_ML_LANE0_VAC_MEAS_NOW": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Clock Pattern Amplitude measurement"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_10": {
        "Offset": 2848,
        "Description": "Base status 10, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_EYE_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_11": {
        "Offset": 2852,
        "Description": "Base status 11, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_EYE_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_12": {
        "Offset": 2856,
        "Description": "Base status 12, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_OFFC_TP1_E_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_13": {
        "Offset": 2860,
        "Description": "Base status 13, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_OFFC_TP1_E_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_14": {
        "Offset": 2864,
        "Description": "Base status 14, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_OFFC_TP1_O_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE0_BASE_STATUS_15": {
        "Offset": 2868,
        "Description": "Base status 15, Lane0",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_OFFC_TP1_O_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_0": {
        "Offset": 2872,
        "Description": "AEQ status 0, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_FAIL_STATUS": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_1": {
        "Offset": 2876,
        "Description": "AEQ status 1, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_FAIL_DIR_TO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_2": {
        "Offset": 2880,
        "Description": "AEQ status 2, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ1_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable2 Result"
          },
          "AFE_ML_LANE0_AEQ1_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable1 Result"
          },
          "AFE_ML_LANE0_AEQ0_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable2 Result"
          },
          "AFE_ML_LANE0_AEQ0_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_3": {
        "Offset": 2884,
        "Description": "AEQ status 3, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable2 Result"
          },
          "AFE_ML_LANE0_AEQ3_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable1 Result"
          },
          "AFE_ML_LANE0_AEQ2_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable2 Result"
          },
          "AFE_ML_LANE0_AEQ2_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_4": {
        "Offset": 2888,
        "Description": "AEQ status 4, Lane0",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_EYEF_VAR": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasureFine Result"
          },
          "AFE_ML_LANE0_AEQ2_EYEF_VAR": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasureFine Result"
          },
          "AFE_ML_LANE0_AEQ1_EYEF_VAR": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasureFine Result"
          },
          "AFE_ML_LANE0_AEQ0_EYEF_VAR": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasureFine Result"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_5": {
        "Offset": 2892,
        "Description": "AEQ status 5, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ0_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_6": {
        "Offset": 2896,
        "Description": "AEQ status 6, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ1_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_7": {
        "Offset": 2900,
        "Description": "AEQ status 7, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ2_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_8": {
        "Offset": 2904,
        "Description": "AEQ status 8, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_9": {
        "Offset": 2908,
        "Description": "AEQ status 5, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ0_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_10": {
        "Offset": 2912,
        "Description": "AEQ status 6, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ1_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_11": {
        "Offset": 2916,
        "Description": "AEQ status 7, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ2_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_12": {
        "Offset": 2920,
        "Description": "AEQ status 8, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ3_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_13": {
        "Offset": 2924,
        "Description": "AEQ status 13, Lane0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYE_VAR2_SV2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved2 Result"
          },
          "AFE_ML_LANE0_AEQ_EYE_VAR1_SV2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
          },
          "AFE_ML_LANE0_AEQ_EYE_VAR2_SV1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved1 Result"
          },
          "AFE_ML_LANE0_AEQ_EYE_VAR1_SV1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_14": {
        "Offset": 2928,
        "Description": "AEQ status 14, Lane0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYE_VAR2_SV3": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved3 Result"
          },
          "AFE_ML_LANE0_AEQ_EYE_VAR1_SV3": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_15": {
        "Offset": 2932,
        "Description": "AEQ status 15, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYE_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_16": {
        "Offset": 2936,
        "Description": "AEQ status 16, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYE_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_17": {
        "Offset": 2940,
        "Description": "AEQ status 17, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYE_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_18": {
        "Offset": 2944,
        "Description": "AEQ status 18, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV0": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_19": {
        "Offset": 2948,
        "Description": "AEQ status 19, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_20": {
        "Offset": 2952,
        "Description": "AEQ status 20, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_21": {
        "Offset": 2956,
        "Description": "AEQ status 21, Lane0",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_EYEF_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_22": {
        "Offset": 2960,
        "Description": "AEQ status 22, Lane0",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_TIME": {
            "Position": [
              0,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Time from EIX to AEQ-DONE"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_23": {
        "Offset": 2964,
        "Description": "AEQ status 23, Lane0",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_LMS_T2_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap2 Control Variable Status"
          },
          "AFE_ML_LANE0_LMS_T1_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap1 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_24": {
        "Offset": 2968,
        "Description": "AEQ status 23, Lane0",
        "Read Mask": "0x03FF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_LMS_T4_CTRL_OUT": {
            "Position": [
              16,
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap4 Control Variable Status"
          },
          "AFE_ML_LANE0_LMS_T3_CTRL_OUT": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap3 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE0_AEQ_STATUS_25": {
        "Offset": 2972,
        "Description": "AEQ status 23, Lane0",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_LMS_TOS_O_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS O Control Variable Status"
          },
          "AFE_ML_LANE0_LMS_TOS_E_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS E Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE0_TESTBUS_STATUS_0": {
        "Offset": 2980,
        "Description": "Testbus status0, Lane0",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_AEQ_TESTBUS": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM output"
          }
        }
      },
      "AFE_ML_LANE0_TESTBUS_STATUS_1": {
        "Offset": 2984,
        "Description": "Testbus status1, Lane0",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE0_CDR_TESTBUS": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CDR FSM output"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_0": {
        "Offset": 2988,
        "Description": "Base status 0, Lane1",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF3FF3",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_PI_CTRL_ERR_OUT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Err Slicer PI Offset"
          },
          "AFE_ML_LANE1_PI_CTRL_Q_OUT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Q Slicer PI Offset"
          },
          "AFE_ML_LANE1_ERRCLK_EN_OUT": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ ERRCLKEN output"
          },
          "AFE_ML_LANE1_ERR_REFCTL": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Error reference control output"
          },
          "AFE_ML_LANE1_ADAPT_STATE": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Adapt FSM State"
          },
          "AFE_ML_LANE1_AEQ_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Done status"
          },
          "AFE_ML_LANE1_DATAVALID": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Main link data valid"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_1": {
        "Offset": 2992,
        "Description": "Base status 1, Lane1",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_RS_CTRL_OUT": {
            "Position": [
              24
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_RS_CTRL_OUT": {
            "Position": [
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_RS_CTRL_OUT": {
            "Position": [
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_RS_CTRL_OUT": {
            "Position": [
              21
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_RS_CTRL_OUT": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_ICTL_OUT": {
            "Position": [
              18,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE1_GAIN1_ICTL_OUT": {
            "Position": [
              16,
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE1_PK2_ICTL_OUT": {
            "Position": [
              14,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE1_PK1_ICTL_OUT": {
            "Position": [
              12,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE1_VGA_ICTL_OUT": {
            "Position": [
              10,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE1_GAIN2_BW_EN_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_GAIN1_BW_EN_OUT": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK2_BW_EN_OUT": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE1_PK1_BW_EN_OUT": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE1_VGA_BW_EN_OUT": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_2": {
        "Offset": 2996,
        "Description": "Base status 2, Lane1",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_GAIN2_CAP_CTRL_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_GAIN1_CAP_CTRL_OUT": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK2_CAP_CTRL_OUT": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_PK1_CAP_CTRL_OUT": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE1_VGA_CAP_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_3": {
        "Offset": 3000,
        "Description": "Base Status 3, Lane1",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CTLEBIASCTL_OUT": {
            "Position": [
              20,
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE1_GAIN2_RES_CTRL_OUT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE1_GAIN1_RES_CTRL_OUT": {
            "Position": [
              12,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE1_PK2_RES_CTRL_OUT": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE1_PK1_RES_CTRL_OUT": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE1_VGA_RES_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_4": {
        "Offset": 3004,
        "Description": "Base status 4, Lane1",
        "Read Mask": "0x0F1F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_TAP4_OUT": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP3_OUT": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP2_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE1_TAP1_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_5": {
        "Offset": 3008,
        "Description": "Base status 5, Lane1",
        "Read Mask": "0x000F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CTLE_CURVE_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve Output #"
          },
          "AFE_ML_LANE1_TAPOS_O_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE1_TAPOS_E_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_6": {
        "Offset": 3012,
        "Description": "Base Status 6, Lane1",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_PI_PROP_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for proportional step"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_7": {
        "Offset": 3016,
        "Description": "Base Status 7, Lane1",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_PI_INTEGRAL_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for integral step"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_8": {
        "Offset": 3020,
        "Description": "Base status 8, Lane1",
        "Read Mask": "0x1F1F1F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_VDC_MEAS_AEQ": {
            "Position": [
              24,
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE1_VAC_MEAS_AEQ": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE1_VDC_MEAS_INIT": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting IDLE"
          },
          "AFE_ML_LANE1_VAC_MEAS_INIT": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting IDLE"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_9": {
        "Offset": 3024,
        "Description": "Base status 9, Lane1",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_VDC_MEAS_NOW": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Consecutive bits Amplitude measurement"
          },
          "AFE_ML_LANE1_VAC_MEAS_NOW": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Clock Pattern Amplitude measurement"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_10": {
        "Offset": 3028,
        "Description": "Base status 10, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_EYE_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_11": {
        "Offset": 3032,
        "Description": "Base status 11, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_EYE_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_12": {
        "Offset": 3036,
        "Description": "Base status 12, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_OFFC_TP1_E_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_13": {
        "Offset": 3040,
        "Description": "Base status 13, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_OFFC_TP1_E_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_14": {
        "Offset": 3044,
        "Description": "Base status 14, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_OFFC_TP1_O_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE1_BASE_STATUS_15": {
        "Offset": 3048,
        "Description": "Base status 15, Lane1",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_OFFC_TP1_O_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_0": {
        "Offset": 3052,
        "Description": "AEQ status 0, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_FAIL_STATUS": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_1": {
        "Offset": 3056,
        "Description": "AEQ status 1, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_FAIL_DIR_TO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_2": {
        "Offset": 3060,
        "Description": "AEQ status 2, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ1_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable2 Result"
          },
          "AFE_ML_LANE1_AEQ1_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable1 Result"
          },
          "AFE_ML_LANE1_AEQ0_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable2 Result"
          },
          "AFE_ML_LANE1_AEQ0_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_3": {
        "Offset": 3064,
        "Description": "AEQ status 3, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable2 Result"
          },
          "AFE_ML_LANE1_AEQ3_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable1 Result"
          },
          "AFE_ML_LANE1_AEQ2_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable2 Result"
          },
          "AFE_ML_LANE1_AEQ2_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_4": {
        "Offset": 3068,
        "Description": "AEQ status 4, Lane1",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_EYEF_VAR": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasureFine Result"
          },
          "AFE_ML_LANE1_AEQ2_EYEF_VAR": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasureFine Result"
          },
          "AFE_ML_LANE1_AEQ1_EYEF_VAR": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasureFine Result"
          },
          "AFE_ML_LANE1_AEQ0_EYEF_VAR": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasureFine Result"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_5": {
        "Offset": 3072,
        "Description": "AEQ status 5, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ0_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_6": {
        "Offset": 3076,
        "Description": "AEQ status 6, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ1_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_7": {
        "Offset": 3080,
        "Description": "AEQ status 7, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ2_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_8": {
        "Offset": 3084,
        "Description": "AEQ status 8, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_9": {
        "Offset": 3088,
        "Description": "AEQ status 5, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ0_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_10": {
        "Offset": 3092,
        "Description": "AEQ status 6, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ1_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_11": {
        "Offset": 3096,
        "Description": "AEQ status 7, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ2_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_12": {
        "Offset": 3100,
        "Description": "AEQ status 8, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ3_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_13": {
        "Offset": 3104,
        "Description": "AEQ status 13, Lane1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYE_VAR2_SV2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved2 Result"
          },
          "AFE_ML_LANE1_AEQ_EYE_VAR1_SV2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
          },
          "AFE_ML_LANE1_AEQ_EYE_VAR2_SV1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved1 Result"
          },
          "AFE_ML_LANE1_AEQ_EYE_VAR1_SV1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_14": {
        "Offset": 3108,
        "Description": "AEQ status 14, Lane1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYE_VAR2_SV3": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved3 Result"
          },
          "AFE_ML_LANE1_AEQ_EYE_VAR1_SV3": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_15": {
        "Offset": 3112,
        "Description": "AEQ status 15, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYE_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_16": {
        "Offset": 3116,
        "Description": "AEQ status 16, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYE_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_17": {
        "Offset": 3120,
        "Description": "AEQ status 17, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYE_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_18": {
        "Offset": 3124,
        "Description": "AEQ status 18, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV0": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_19": {
        "Offset": 3128,
        "Description": "AEQ status 19, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_20": {
        "Offset": 3132,
        "Description": "AEQ status 20, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_21": {
        "Offset": 3136,
        "Description": "AEQ status 21, Lane1",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_EYEF_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_22": {
        "Offset": 3140,
        "Description": "AEQ status 22, Lane1",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_TIME": {
            "Position": [
              0,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Time from EIX to AEQ-DONE"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_23": {
        "Offset": 3144,
        "Description": "AEQ status 23, Lane1",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_LMS_T2_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap2 Control Variable Status"
          },
          "AFE_ML_LANE1_LMS_T1_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap1 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_24": {
        "Offset": 3148,
        "Description": "AEQ status 23, Lane1",
        "Read Mask": "0x03FF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_LMS_T4_CTRL_OUT": {
            "Position": [
              16,
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap4 Control Variable Status"
          },
          "AFE_ML_LANE1_LMS_T3_CTRL_OUT": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap3 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE1_AEQ_STATUS_25": {
        "Offset": 3152,
        "Description": "AEQ status 23, Lane1",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_LMS_TOS_O_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS O Control Variable Status"
          },
          "AFE_ML_LANE1_LMS_TOS_E_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS E Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE1_TESTBUS_STATUS_0": {
        "Offset": 3160,
        "Description": "Testbus status0, Lane1",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_AEQ_TESTBUS": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM output"
          }
        }
      },
      "AFE_ML_LANE1_TESTBUS_STATUS_1": {
        "Offset": 3164,
        "Description": "Testbus status1, Lane1",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE1_CDR_TESTBUS": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CDR FSM output"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_0": {
        "Offset": 3168,
        "Description": "Base status 0, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF3FF3",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_PI_CTRL_ERR_OUT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Err Slicer PI Offset"
          },
          "AFE_ML_LANE2_PI_CTRL_Q_OUT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Q Slicer PI Offset"
          },
          "AFE_ML_LANE2_ERRCLK_EN_OUT": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ ERRCLKEN output"
          },
          "AFE_ML_LANE2_ERR_REFCTL": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Error reference control output"
          },
          "AFE_ML_LANE2_ADAPT_STATE": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Adapt FSM State"
          },
          "AFE_ML_LANE2_AEQ_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Done status"
          },
          "AFE_ML_LANE2_DATAVALID": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Main link data valid"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_1": {
        "Offset": 3172,
        "Description": "Base status 1, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_RS_CTRL_OUT": {
            "Position": [
              24
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_RS_CTRL_OUT": {
            "Position": [
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_RS_CTRL_OUT": {
            "Position": [
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_RS_CTRL_OUT": {
            "Position": [
              21
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_RS_CTRL_OUT": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_ICTL_OUT": {
            "Position": [
              18,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE2_GAIN1_ICTL_OUT": {
            "Position": [
              16,
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE2_PK2_ICTL_OUT": {
            "Position": [
              14,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE2_PK1_ICTL_OUT": {
            "Position": [
              12,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE2_VGA_ICTL_OUT": {
            "Position": [
              10,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE2_GAIN2_BW_EN_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_GAIN1_BW_EN_OUT": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK2_BW_EN_OUT": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE2_PK1_BW_EN_OUT": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE2_VGA_BW_EN_OUT": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_2": {
        "Offset": 3176,
        "Description": "Base status 2, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_GAIN2_CAP_CTRL_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_GAIN1_CAP_CTRL_OUT": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK2_CAP_CTRL_OUT": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_PK1_CAP_CTRL_OUT": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE2_VGA_CAP_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_3": {
        "Offset": 3180,
        "Description": "Base Status 3, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CTLEBIASCTL_OUT": {
            "Position": [
              20,
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE2_GAIN2_RES_CTRL_OUT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE2_GAIN1_RES_CTRL_OUT": {
            "Position": [
              12,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE2_PK2_RES_CTRL_OUT": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE2_PK1_RES_CTRL_OUT": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE2_VGA_RES_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_4": {
        "Offset": 3184,
        "Description": "Base status 4, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0F1F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_TAP4_OUT": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP3_OUT": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP2_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE2_TAP1_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_5": {
        "Offset": 3188,
        "Description": "Base status 5, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CTLE_CURVE_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve Output #"
          },
          "AFE_ML_LANE2_TAPOS_O_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE2_TAPOS_E_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_6": {
        "Offset": 3192,
        "Description": "Base Status 6, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_PI_PROP_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for proportional step"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_7": {
        "Offset": 3196,
        "Description": "Base Status 7, Lane2",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_PI_INTEGRAL_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for integral step"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_8": {
        "Offset": 3200,
        "Description": "Base status 8, Lane2",
        "Read Mask": "0x1F1F1F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_VDC_MEAS_AEQ": {
            "Position": [
              24,
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE2_VAC_MEAS_AEQ": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE2_VDC_MEAS_INIT": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting IDLE"
          },
          "AFE_ML_LANE2_VAC_MEAS_INIT": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting IDLE"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_9": {
        "Offset": 3204,
        "Description": "Base status 9, Lane2",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_VDC_MEAS_NOW": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Consecutive bits Amplitude measurement"
          },
          "AFE_ML_LANE2_VAC_MEAS_NOW": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Clock Pattern Amplitude measurement"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_10": {
        "Offset": 3208,
        "Description": "Base status 10, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_EYE_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_11": {
        "Offset": 3212,
        "Description": "Base status 11, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_EYE_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_12": {
        "Offset": 3216,
        "Description": "Base status 12, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_OFFC_TP1_E_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_13": {
        "Offset": 3220,
        "Description": "Base status 13, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_OFFC_TP1_E_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_14": {
        "Offset": 3224,
        "Description": "Base status 14, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_OFFC_TP1_O_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE2_BASE_STATUS_15": {
        "Offset": 3228,
        "Description": "Base status 15, Lane2",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_OFFC_TP1_O_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_0": {
        "Offset": 3232,
        "Description": "AEQ status 0, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_FAIL_STATUS": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_1": {
        "Offset": 3236,
        "Description": "AEQ status 1, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_FAIL_DIR_TO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_2": {
        "Offset": 3240,
        "Description": "AEQ status 2, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ1_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable2 Result"
          },
          "AFE_ML_LANE2_AEQ1_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable1 Result"
          },
          "AFE_ML_LANE2_AEQ0_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable2 Result"
          },
          "AFE_ML_LANE2_AEQ0_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_3": {
        "Offset": 3244,
        "Description": "AEQ status 3, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable2 Result"
          },
          "AFE_ML_LANE2_AEQ3_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable1 Result"
          },
          "AFE_ML_LANE2_AEQ2_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable2 Result"
          },
          "AFE_ML_LANE2_AEQ2_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_4": {
        "Offset": 3248,
        "Description": "AEQ status 4, Lane2",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_EYEF_VAR": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasureFine Result"
          },
          "AFE_ML_LANE2_AEQ2_EYEF_VAR": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasureFine Result"
          },
          "AFE_ML_LANE2_AEQ1_EYEF_VAR": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasureFine Result"
          },
          "AFE_ML_LANE2_AEQ0_EYEF_VAR": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasureFine Result"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_5": {
        "Offset": 3252,
        "Description": "AEQ status 5, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ0_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_6": {
        "Offset": 3256,
        "Description": "AEQ status 6, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ1_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_7": {
        "Offset": 3260,
        "Description": "AEQ status 7, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ2_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_8": {
        "Offset": 3264,
        "Description": "AEQ status 8, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_9": {
        "Offset": 3268,
        "Description": "AEQ status 5, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ0_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_10": {
        "Offset": 3272,
        "Description": "AEQ status 6, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ1_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_11": {
        "Offset": 3276,
        "Description": "AEQ status 7, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ2_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_12": {
        "Offset": 3280,
        "Description": "AEQ status 8, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ3_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_13": {
        "Offset": 3284,
        "Description": "AEQ status 13, Lane2",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYE_VAR2_SV2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved2 Result"
          },
          "AFE_ML_LANE2_AEQ_EYE_VAR1_SV2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
          },
          "AFE_ML_LANE2_AEQ_EYE_VAR2_SV1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved1 Result"
          },
          "AFE_ML_LANE2_AEQ_EYE_VAR1_SV1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_14": {
        "Offset": 3288,
        "Description": "AEQ status 14, Lane2",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYE_VAR2_SV3": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved3 Result"
          },
          "AFE_ML_LANE2_AEQ_EYE_VAR1_SV3": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_15": {
        "Offset": 3292,
        "Description": "AEQ status 15, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYE_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_16": {
        "Offset": 3296,
        "Description": "AEQ status 16, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYE_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_17": {
        "Offset": 3300,
        "Description": "AEQ status 17, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYE_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_18": {
        "Offset": 3304,
        "Description": "AEQ status 18, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV0": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_19": {
        "Offset": 3308,
        "Description": "AEQ status 19, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_20": {
        "Offset": 3312,
        "Description": "AEQ status 20, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_21": {
        "Offset": 3316,
        "Description": "AEQ status 21, Lane2",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_EYEF_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_22": {
        "Offset": 3320,
        "Description": "AEQ status 22, Lane2",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_TIME": {
            "Position": [
              0,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Time from EIX to AEQ-DONE"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_23": {
        "Offset": 3324,
        "Description": "AEQ status 23, Lane2",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_LMS_T2_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap2 Control Variable Status"
          },
          "AFE_ML_LANE2_LMS_T1_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap1 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_24": {
        "Offset": 3328,
        "Description": "AEQ status 23, Lane2",
        "Read Mask": "0x03FF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_LMS_T4_CTRL_OUT": {
            "Position": [
              16,
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap4 Control Variable Status"
          },
          "AFE_ML_LANE2_LMS_T3_CTRL_OUT": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap3 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE2_AEQ_STATUS_25": {
        "Offset": 3332,
        "Description": "AEQ status 23, Lane2",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_LMS_TOS_O_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS O Control Variable Status"
          },
          "AFE_ML_LANE2_LMS_TOS_E_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS E Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE2_TESTBUS_STATUS_0": {
        "Offset": 3340,
        "Description": "Testbus status0, Lane2",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_AEQ_TESTBUS": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM output"
          }
        }
      },
      "AFE_ML_LANE2_TESTBUS_STATUS_1": {
        "Offset": 3344,
        "Description": "Testbus status1, Lane2",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE2_CDR_TESTBUS": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CDR FSM output"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_0": {
        "Offset": 3348,
        "Description": "Base status 0, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF3FF3",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_PI_CTRL_ERR_OUT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Err Slicer PI Offset"
          },
          "AFE_ML_LANE3_PI_CTRL_Q_OUT": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Q Slicer PI Offset"
          },
          "AFE_ML_LANE3_ERRCLK_EN_OUT": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ ERRCLKEN output"
          },
          "AFE_ML_LANE3_ERR_REFCTL": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Error reference control output"
          },
          "AFE_ML_LANE3_ADAPT_STATE": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Adapt FSM State"
          },
          "AFE_ML_LANE3_AEQ_DONE": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Done status"
          },
          "AFE_ML_LANE3_DATAVALID": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Main link data valid"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_1": {
        "Offset": 3352,
        "Description": "Base status 1, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_RS_CTRL_OUT": {
            "Position": [
              24
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_RS_CTRL_OUT": {
            "Position": [
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_RS_CTRL_OUT": {
            "Position": [
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_RS_CTRL_OUT": {
            "Position": [
              21
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_RS_CTRL_OUT": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_ICTL_OUT": {
            "Position": [
              18,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Current control"
          },
          "AFE_ML_LANE3_GAIN1_ICTL_OUT": {
            "Position": [
              16,
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Current control"
          },
          "AFE_ML_LANE3_PK2_ICTL_OUT": {
            "Position": [
              14,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Current control"
          },
          "AFE_ML_LANE3_PK1_ICTL_OUT": {
            "Position": [
              12,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Current control"
          },
          "AFE_ML_LANE3_VGA_ICTL_OUT": {
            "Position": [
              10,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Current Control"
          },
          "AFE_ML_LANE3_GAIN2_BW_EN_OUT": {
            "Position": [
              8,
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_GAIN1_BW_EN_OUT": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK2_BW_EN_OUT": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd STage Bandwidth control"
          },
          "AFE_ML_LANE3_PK1_BW_EN_OUT": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st STage Bandwidth control"
          },
          "AFE_ML_LANE3_VGA_BW_EN_OUT": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Bandwidth control"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_2": {
        "Offset": 3356,
        "Description": "Base status 2, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_GAIN2_CAP_CTRL_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_GAIN1_CAP_CTRL_OUT": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Gain 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK2_CAP_CTRL_OUT": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 2nd stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_PK1_CAP_CTRL_OUT": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking 1st stage Cap CTRL Prog Value"
          },
          "AFE_ML_LANE3_VGA_CAP_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx VGA Stage Cap CTRL Prog Value"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_3": {
        "Offset": 3360,
        "Description": "Base Status 3, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0077777F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CTLEBIASCTL_OUT": {
            "Position": [
              20,
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CTLE overall bias control"
          },
          "AFE_ML_LANE3_GAIN2_RES_CTRL_OUT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Gain Stage"
          },
          "AFE_ML_LANE3_GAIN1_RES_CTRL_OUT": {
            "Position": [
              12,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Gain Stage"
          },
          "AFE_ML_LANE3_PK2_RES_CTRL_OUT": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 2nd Pk Stage"
          },
          "AFE_ML_LANE3_PK1_RES_CTRL_OUT": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for 1st Pk Stage"
          },
          "AFE_ML_LANE3_VGA_RES_CTRL_OUT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx Peaking RES CTRL Prog Value for VGA Stage"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_4": {
        "Offset": 3364,
        "Description": "Base status 4, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0F1F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_TAP4_OUT": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap4 configurationThis value is signed and ranges from -4 to +4 (0xC to 0x4)[3] is direction (1=Additive, 0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP3_OUT": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap3 configuration[3:0] is magnitude, [4] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP2_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap2 configuration[4:0] is magnitude, [5] is direction (1=Additive,0=Subtractive)"
          },
          "AFE_ML_LANE3_TAP1_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE tap1 configuration -Unidirectional (no sign)"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_5": {
        "Offset": 3368,
        "Description": "Base status 5, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x000F3F3F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CTLE_CURVE_OUT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Rx CTLE Curve Output #"
          },
          "AFE_ML_LANE3_TAPOS_O_OUT": {
            "Position": [
              8,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE odd side offset tap config[4:0] is magnitude, [5] is direction"
          },
          "AFE_ML_LANE3_TAPOS_E_OUT": {
            "Position": [
              0,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DFE even side offset config[4:0] is magnitude, [5] is direction"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_6": {
        "Offset": 3372,
        "Description": "Base Status 6, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_PI_PROP_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for proportional step"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_7": {
        "Offset": 3376,
        "Description": "Base Status 7, Lane3",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_PI_INTEGRAL_STEP_OUT": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value for integral step"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_8": {
        "Offset": 3380,
        "Description": "Base status 8, Lane3",
        "Read Mask": "0x1F1F1F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_VDC_MEAS_AEQ": {
            "Position": [
              24,
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE3_VAC_MEAS_AEQ": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting AEQ"
          },
          "AFE_ML_LANE3_VDC_MEAS_INIT": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Consecutive bits Amplitude upon exiting IDLE"
          },
          "AFE_ML_LANE3_VAC_MEAS_INIT": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Clock Pattern Amplitude upon exiting IDLE"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_9": {
        "Offset": 3384,
        "Description": "Base status 9, Lane3",
        "Read Mask": "0x00001F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_VDC_MEAS_NOW": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Consecutive bits Amplitude measurement"
          },
          "AFE_ML_LANE3_VAC_MEAS_NOW": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last Clock Pattern Amplitude measurement"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_10": {
        "Offset": 3388,
        "Description": "Base status 10, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_EYE_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_11": {
        "Offset": 3392,
        "Description": "Base status 11, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_EYE_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Latest EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_12": {
        "Offset": 3396,
        "Description": "Base status 12, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_OFFC_TP1_E_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_13": {
        "Offset": 3400,
        "Description": "Base status 13, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_OFFC_TP1_E_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Even branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_14": {
        "Offset": 3404,
        "Description": "Base status 14, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_OFFC_TP1_O_MEAS1": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement + side"
          }
        }
      },
      "AFE_ML_LANE3_BASE_STATUS_15": {
        "Offset": 3408,
        "Description": "Base status 15, Lane3",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_OFFC_TP1_O_MEAS2": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "OFFC TP1 Odd branch EYE Measurement - side"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_0": {
        "Offset": 3412,
        "Description": "AEQ status 0, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_FAIL_STATUS": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=NegativeEye, Lower16=PositiveEye[0]=IDLEDETX, [1]=IDLEDET, [2]=EvenOFFC, [18]=OddOffC[3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_1": {
        "Offset": 3416,
        "Description": "AEQ status 1, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_FAIL_DIR_TO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAIL Status: Upper16=TimeOuts, Lower16=FailDIR[0]=IDLEDETX, [1]=IDLEDET, [2]=Even/OddOFFC, [3]=ACMEAS, [4]=DCMEAS, [5]=Eye0, [6]=EyeF0, [7]=Eye1,[8]=EyeF1, [9]=Eye2, [10]=EyeF2, [11]=Eye3, [12]=EyeF3,[13]=PIADAPT, [14] = OFFC_TPS1 Even, [15] = OFFC_TPS1 Odd"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_2": {
        "Offset": 3420,
        "Description": "AEQ status 2, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ1_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable2 Result"
          },
          "AFE_ML_LANE3_AEQ1_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 Variable1 Result"
          },
          "AFE_ML_LANE3_AEQ0_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable2 Result"
          },
          "AFE_ML_LANE3_AEQ0_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_3": {
        "Offset": 3424,
        "Description": "AEQ status 3, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_EYE_VAR2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable2 Result"
          },
          "AFE_ML_LANE3_AEQ3_EYE_VAR1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 Variable1 Result"
          },
          "AFE_ML_LANE3_AEQ2_EYE_VAR2": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable2 Result"
          },
          "AFE_ML_LANE3_AEQ2_EYE_VAR1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 Variable1 Result"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_4": {
        "Offset": 3428,
        "Description": "AEQ status 4, Lane3",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_EYEF_VAR": {
            "Position": [
              6,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasureFine Result"
          },
          "AFE_ML_LANE3_AEQ2_EYEF_VAR": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasureFine Result"
          },
          "AFE_ML_LANE3_AEQ1_EYEF_VAR": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasureFine Result"
          },
          "AFE_ML_LANE3_AEQ0_EYEF_VAR": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasureFine Result"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_5": {
        "Offset": 3432,
        "Description": "AEQ status 5, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ0_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_6": {
        "Offset": 3436,
        "Description": "AEQ status 6, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ1_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_7": {
        "Offset": 3440,
        "Description": "AEQ status 7, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ2_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_8": {
        "Offset": 3444,
        "Description": "AEQ status 8, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_EYE_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeas Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_9": {
        "Offset": 3448,
        "Description": "AEQ status 5, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ0_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage0 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_10": {
        "Offset": 3452,
        "Description": "AEQ status 6, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ1_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage1 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_11": {
        "Offset": 3456,
        "Description": "AEQ status 7, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ2_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage2 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_12": {
        "Offset": 3460,
        "Description": "AEQ status 8, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ3_EYEF_MEAS": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Stage3 EyeMeasFine Measured EyeWidth or ErrCnt if [12]=1"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_13": {
        "Offset": 3464,
        "Description": "AEQ status 13, Lane3",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYE_VAR2_SV2": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved2 Result"
          },
          "AFE_ML_LANE3_AEQ_EYE_VAR1_SV2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved2 Result"
          },
          "AFE_ML_LANE3_AEQ_EYE_VAR2_SV1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved1 Result"
          },
          "AFE_ML_LANE3_AEQ_EYE_VAR1_SV1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved1 Result"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_14": {
        "Offset": 3468,
        "Description": "AEQ status 14, Lane3",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYE_VAR2_SV3": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Variable2 Saved3 Result"
          },
          "AFE_ML_LANE3_AEQ_EYE_VAR1_SV3": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage(saved_status_sel) Variable1 Saved3 Result"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_15": {
        "Offset": 3472,
        "Description": "AEQ status 15, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYE_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved1 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_16": {
        "Offset": 3476,
        "Description": "AEQ status 16, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYE_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved2 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_17": {
        "Offset": 3480,
        "Description": "AEQ status 17, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYE_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage Eye Measure Saved3 Result ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_18": {
        "Offset": 3484,
        "Description": "AEQ status 18, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV0": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved0 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_19": {
        "Offset": 3488,
        "Description": "AEQ status 19, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV1": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved1 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_20": {
        "Offset": 3492,
        "Description": "AEQ status 20, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV2": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved2 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_21": {
        "Offset": 3496,
        "Description": "AEQ status 21, Lane3",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_EYEF_MEAS_SV3": {
            "Position": [
              0,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Selected Stage EyeFine Measure Result Saved3 ([12]=1 means Errcnt)"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_22": {
        "Offset": 3500,
        "Description": "AEQ status 22, Lane3",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_TIME": {
            "Position": [
              0,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ Time from EIX to AEQ-DONE"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_23": {
        "Offset": 3504,
        "Description": "AEQ status 23, Lane3",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_LMS_T2_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap2 Control Variable Status"
          },
          "AFE_ML_LANE3_LMS_T1_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap1 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_24": {
        "Offset": 3508,
        "Description": "AEQ status 23, Lane3",
        "Read Mask": "0x03FF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_LMS_T4_CTRL_OUT": {
            "Position": [
              16,
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap4 Control Variable Status"
          },
          "AFE_ML_LANE3_LMS_T3_CTRL_OUT": {
            "Position": [
              0,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS Tap3 Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE3_AEQ_STATUS_25": {
        "Offset": 3512,
        "Description": "AEQ status 23, Lane3",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_LMS_TOS_O_CTRL_OUT": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS O Control Variable Status"
          },
          "AFE_ML_LANE3_LMS_TOS_E_CTRL_OUT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LMS TapOS E Control Variable Status"
          }
        }
      },
      "AFE_ML_LANE3_TESTBUS_STATUS_0": {
        "Offset": 3520,
        "Description": "Testbus status0, Lane3",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_AEQ_TESTBUS": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AEQ FSM output"
          }
        }
      },
      "AFE_ML_LANE3_TESTBUS_STATUS_1": {
        "Offset": 3524,
        "Description": "Testbus status1, Lane3",
        "Read Mask": "0x00003FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AFE_ML_LANE3_CDR_TESTBUS": {
            "Position": [
              0,
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CDR FSM output"
          }
        }
      },
      "AFE_AUX_CTRL_0": {
        "Offset": 4364,
        "Description": "AUX PD / RX control",
        "Defines": "skip_regtest",
        "Read Mask": "0x017FD00E",
        "Write Mask": "0x017FD00E",
        "Reset Value": "0x0000900E",
        "Bits": {
          "AFE_AUX_RTERM_EN_N": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX termination resistor enable. Active Low"
          },
          "AFE_AUX_MAUXRX_HYSCTL": {
            "Position": [
              21,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX RX Hysteresis control: 0mV: 15mV: 15mV: 30mV"
          },
          "AFE_AUX_MAUXRX_IRCTL": {
            "Position": [
              18,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX RX Amplifier bias controls: 1x bias current: 2x bias current: 0.5x bias current: 0.7x bias current"
          },
          "AFE_AUX_VCMCNTL": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX RX Vcm control: VDD-0.2V: VDD-0.3V: VDD-0.4V: VDD-0.5V"
          },
          "AFE_AUX_VCMHIGH_LOWRES": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Set AUX RX Vcm to Vdd. Active high."
          },
          "AFE_AUX_VCMHIGH": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set AUX RX Vcm to Vdd. Active high."
          },
          "AFE_AUX_INT_REFSEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AUX Internal Reference Select"
          },
          "AFE_AUX_MAUXRX_PD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AUX RX powerdown"
          },
          "AFE_AUX_TX_PD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AUX TX powerdown"
          },
          "AFE_AUX_AUXBIAS_PD": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "AUX RxIrGen powerdown"
          }
        }
      },
      "AFE_AUX_CTRL_1": {
        "Offset": 4440,
        "Description": "AUX TX control",
        "Defines": "skip_regtest",
        "Read Mask": "0xC7003FF8",
        "Write Mask": "0xC7003FF8",
        "Reset Value": "0x00000580",
        "Bits": {
          "AFE_AUX_VTEST_CTL": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX VTEST OUT select"
          },
          "AFE_AUX_SLWCTL": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX output slew rate control"
          },
          "AFE_AUX_AMPCTL": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "AUX output amplitude control"
          },
          "AFE_AUX_TERMCTL": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "AUX termination resistor control"
          },
          "AFE_AUX_LOWSWING": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX output low swing enable"
          }
        }
      },
      "HPD_PIN_CONFIG": {
        "Offset": 4448,
        "Description": "HPD pin configuration. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00000B2F",
        "Write Mask": "0x0000082F",
        "Reset Value": "0x00000020",
        "Bits": {
          "HPD_TX_DATA_BYP": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select TX data from bypass path. OE is still register controlled."
          },
          "HPD_RX_DATA_NOIRQ": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HPD receive value (with IRQ's removed)"
          },
          "HPD_RX_DATA": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HPD receive value"
          },
          "HPD_HARD_RSTN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hard Reset HPD block.  Active-low"
          },
          "HPD_PD_OE_N": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD pull-down enable (active-low)"
          },
          "HPD_TX_OE_N": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD transmitter enable (active low)"
          },
          "HPD_TX_DATA": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HPD transmit value"
          },
          "HPD_IGNORE_RX_DATA": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore receive data (disables all IRQ/HPD monitoring counters).  Useful if HPD is a downstream device"
          }
        }
      },
      "HPD_DEBOUNCE_COUNT": {
        "Offset": 4452,
        "Description": "number of clocks to debounce incoming HPD to remove noise and high-frequency glitching.  All events shorter than this are lost! Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00003A98",
        "Bits": {
          "HPD_DEBOUNCE_COUNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00003A98",
            "Comment": "A good starting point is 50us with reg_clk (27MHz - 270MHz)"
          }
        }
      },
      "HPD_CLKS_PER_TICK": {
        "Offset": 4456,
        "Description": "Clocks per time unit (tick).  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x0000001B",
        "Bits": {
          "HPD_CLKS_PER_TICK": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001B"
          }
        }
      },
      "HPD_IRQ_DET_THRESH": {
        "Offset": 4460,
        "Description": "IRQ detection thresholds.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x07D00190",
        "Bits": {
          "HPD_IRQ_DET_THRESH_MAX": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000007D0",
            "Comment": "Maximum pulse width (in ticks) for detecting IRQ."
          },
          "HPD_IRQ_DET_THRESH_MIN": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000190",
            "Comment": "Minimum pulse width (in ticks) for detecting IRQ."
          }
        }
      },
      "HPD_PLUG_DET_THRESH_MIN": {
        "Offset": 4464,
        "Description": "minimum pulse width (in ticks) for detecting HPD plug . Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x000186A0",
        "Bits": {
          "HPD_PLUG_DET_THRESH_MIN": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x000186A0"
          }
        }
      },
      "HPD_UNPLUG_DET_THRESH_MIN": {
        "Offset": 4468,
        "Description": "minimum pulse width (in ticks) for detecting HPD unplug. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000007D0",
        "Bits": {
          "HPD_UNPLUG_DET_THRESH_MIN": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000007D0"
          }
        }
      },
      "HPD_IRQ_WIDTH": {
        "Offset": 4472,
        "Description": "IRQ width. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x07D002EE",
        "Bits": {
          "HPD_IRQ_HOLDOFF_WIDTH": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000007D0",
            "Comment": "minimum period between IRQs (in ticks)"
          },
          "HPD_IRQ_GEN_WIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000002EE",
            "Comment": "width of generated IRQ pulse (in ticks)"
          }
        }
      },
      "HPD_IRQ_GEN": {
        "Offset": 4476,
        "Description": "IRQ generation control. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x07000000",
        "Write Mask": "0x01000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HPD_IRQ_HOLDOFF_IN_PROGRESS": {
            "Position": [
              26
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "2ms hold-off period after IRQ has not yet elapsed"
          },
          "HPD_IRQ_GEN_IN_PROGRESS": {
            "Position": [
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IRQ generation in progress"
          },
          "HPD_DO_IRQ_GEN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Start IRQ generation"
          }
        }
      },
      "HPD_SRC_DET_DEBOUNCE_COUNT": {
        "Offset": 4480,
        "Description": "SRC_DET debouncer config.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00030D40",
        "Bits": {
          "HPD_SRC_DET_DEBOUNCE_COUNT": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00030D40",
            "Comment": "# of clocks to debounce incoming source-detect pin to remove noise, glitching, and AUX traffic.  Some suggested values are:- 1ms if waiting for initial source connection- 200ns if using SRC_DET to detect MAUX transactions during D3 power state It is highly unlikely to detect FAUX transactions - 10ns if using SRC_DET to detect MAUX transactions during D3 power state"
          }
        }
      },
      "HPD_SRC_DET_CTRL": {
        "Offset": 4484,
        "Description": "Control of SRC_DET input.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x87000000",
        "Write Mask": "0x07000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "HPD_SRC_DET_STATUS": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value measured on Source-Detect pin"
          },
          "HPD_SRC_DET_INT_ON_FALLING_EDGE": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Assert SRC_DET interrupt on debounced falling edges of SRC_DET pin?"
          },
          "HPD_SRC_DET_INT_ON_RISING_EDGE": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Assert SRC_DET interrupt on debounced rising edges of SRC_DET pin?"
          },
          "HPD_SRC_DET_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source-detect enable.  Firmware should disable once source is detected and HPD is asserted.  Firmware may also use this feature as a 'wake from D3' interrupt if transitions are detected on AUX+ pin"
          }
        }
      }
    },
    "Address": "0x21000000",
    "Size": 8192
  },
  "EDP_REG_SST": {
    "Register": {
      "SST_REG_CLK_CTRL": {
        "Offset": 0,
        "Description": "Control Rx port to deframer assignment.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Defines": "skip",
        "Read Mask": "0x83C0FD0F",
        "Write Mask": "0x8000FD0F",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "SST_REG_CLK_REG_SST_RBIF_FORCE_CLK_EN": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force SST reg_clk register bus clock enable.  Only for backup in case register events are broken."
          },
          "SST_REG_CLK_AUD1_INIT_DONE": {
            "Position": [
              25
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio1 sub-block initialization done"
          },
          "SST_REG_CLK_FRM1_INIT_DONE": {
            "Position": [
              24
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FRM1 sub-block initialization done"
          },
          "SST_REG_CLK_AUD0_INIT_DONE": {
            "Position": [
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio0 sub-block initialization done"
          },
          "SST_REG_CLK_FRM0_INIT_DONE": {
            "Position": [
              22
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FRM0 sub-block initialization done"
          },
          "SST_REG_CLK_AUD1_ASP_RAM_RETN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Audio 1 output fifo ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_AUD1_CTL_RAM_RETN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Audio 1 control fifo ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_FRM1_RAM_RETN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Framer 1 ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_AUD0_ASP_RAM_RETN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Audio 0 output fifo ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_AUD0_CTL_RAM_RETN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Audio 0 control fifo ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_FRM0_RAM_RETN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Framer 0 ram retention: 0=mem off, 1=mem on."
          },
          "SST_REG_CLK_IGNORE_INIT_DONES": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore INIT_DONE signals in the event something terrible happens in silicon."
          },
          "SST_REG_CLK_FRM1_PORT": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Framer 1, Audio 1 port assignment. 3 indicates disabled."
          },
          "SST_REG_CLK_FRM0_PORT": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Framer 0, Audio 0 port assignment. 3 indicates disabled."
          }
        }
      },
      "SST_REG_CLK_INTR_FRM0_INT_STATUS": {
        "Offset": 4,
        "Description": "Mainlink FRM interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x7E3FFFFF",
        "Write Mask": "0x7E3FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured Active Symbols per line changed"
          },
          "SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_STATUS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Blank fall detected"
          },
          "SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_STATUS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Blank rise detected"
          },
          "SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_STATUS": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DSC error occurred"
          },
          "SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_STATUS": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VBID Compressed Stream Flag changed"
          },
          "SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_STATUS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Unexpected chunk size received on link"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component R"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component G"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component B"
          },
          "SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured VTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured HTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video status update, measured on reg_clk"
          },
          "SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_STATUS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video status update"
          },
          "SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video Interface phase shift event"
          },
          "SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC value changed"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSA MVID changed alot event"
          },
          "SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream buffer overflow event"
          },
          "SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream buffer underflow event"
          },
          "SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loss of video stream event"
          },
          "SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream detected event"
          },
          "SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Error in majority vote event"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSA missing @ VSync event"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Updated MSA received"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Any MSA received"
          },
          "SST_REG_CLK_INTR_FRM0_HSYNC_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal-Sync detected on rxbuf output"
          },
          "SST_REG_CLK_INTR_FRM0_VSYNC_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Sync detected on rxbuf output"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD0_SET0_INT_STATUS": {
        "Offset": 8,
        "Description": "SDP Set 0 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x6F479EEF",
        "Write Mask": "0x6F479EEF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_STATUS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_STATUS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_STATUS": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_STATUS": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_STATUS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_STATUS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "User-defined header detected"
          },
          "SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change in naud detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change in maud detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Naud error detected"
          },
          "SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Maud error detected"
          },
          "SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ECC check fail interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Info FIFO overflow interrupts"
          },
          "SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VSC packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio ACM packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HDR infoframe change detect"
          },
          "SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio TimeStamp packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Extension packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "All Infoframe detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame resync head detect interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio InfoFrame packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AVI InfoFrame packet detected interrupt"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD0_SET1_INT_STATUS": {
        "Offset": 12,
        "Description": "SDP Set 1 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive Sync SDP variamble frame rate detect"
          },
          "SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPD Head detect"
          },
          "SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vendor Specific Head detect"
          },
          "SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "NTSC VBI Head detect"
          },
          "SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mpeg source head detect"
          },
          "SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VSC change detect"
          },
          "SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio infoframe change detectinterrupt is only generated when audio, channel count, sample size or audiovalue is different than that of theinfoFrame received"
          },
          "SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Dynamic range header detect"
          },
          "SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PPS packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PPS values changed"
          }
        }
      },
      "SST_REG_CLK_INTR_FRM1_INT_STATUS": {
        "Offset": 16,
        "Description": "Mainlink FRM interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x7E3FFFFF",
        "Write Mask": "0x7E3FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured Active Symbols per line changed"
          },
          "SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_STATUS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Blank fall detected"
          },
          "SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_STATUS": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Blank rise detected"
          },
          "SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_STATUS": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DSC error occurred"
          },
          "SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_STATUS": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VBID Compressed Stream Flag changed"
          },
          "SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_STATUS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Unexpected chunk size received on link"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component R"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component G"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_STATUS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC Match error for component B"
          },
          "SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured VTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Measured HTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HTOTAL changed"
          },
          "SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video status update, measured on reg_clk"
          },
          "SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_STATUS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video status update"
          },
          "SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video Interface phase shift event"
          },
          "SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CRC value changed"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSA MVID changed alot event"
          },
          "SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream buffer overflow event"
          },
          "SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream buffer underflow event"
          },
          "SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Loss of video stream event"
          },
          "SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Video stream detected event"
          },
          "SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Error in majority vote event"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MSA missing @ VSync event"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Updated MSA received"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Any MSA received"
          },
          "SST_REG_CLK_INTR_FRM1_HSYNC_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal-Sync detected on rxbuf output"
          },
          "SST_REG_CLK_INTR_FRM1_VSYNC_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical-Sync detected on rxbuf output"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD1_SET0_INT_STATUS": {
        "Offset": 20,
        "Description": "SDP Set 0 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x6F479EEF",
        "Write Mask": "0x6F479EEF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_STATUS": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_STATUS": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_STATUS": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_STATUS": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_STATUS": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_STATUS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "User-defined header detected"
          },
          "SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change in naud detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change in maud detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Naud error detected"
          },
          "SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Maud error detected"
          },
          "SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ECC check fail interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Info FIFO overflow interrupts"
          },
          "SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VSC packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio ACM packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HDR infoframe change detect"
          },
          "SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio TimeStamp packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Extension packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "All Infoframe detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame resync head detect interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio InfoFrame packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AVI InfoFrame packet detected interrupt"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD1_SET1_INT_STATUS": {
        "Offset": 24,
        "Description": "SDP Set 1 interrupts. Accessed on reg_clk (27MHz - 270MHz) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Adaptive Sync SDP variamble frame rate detect"
          },
          "SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "SPD Head detect"
          },
          "SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vendor Specific Head detect"
          },
          "SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "NTSC VBI Head detect"
          },
          "SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mpeg source head detect"
          },
          "SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VSC change detect"
          },
          "SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio infoframe change detectinterrupt is only generated when audio, channel count, sample size or audiovalue is different than that of theinfoFrame received"
          },
          "SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Dynamic range header detect"
          },
          "SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PPS packet detected interrupt"
          },
          "SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "PPS values changed"
          }
        }
      },
      "SST_REG_CLK_INTR_FRM0_INT_EN": {
        "Offset": 68,
        "Description": "Mainlink FRM interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x7E3FFFFF",
        "Write Mask": "0x7E3FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_ACTIVE_SYM_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBLANK_FALL_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_EN": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBLANK_RISE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_EN": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DSC_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBID_COMP_STREAM_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DSC_CHUNK_SIZE_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_R_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_G_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_B_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_VTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_HTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIDEO_STAT_UPDATED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIF_PHASE_SHIFT_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CRC_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_MVID_UPDATE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for STRM_BUFF_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for STRM_BUFF_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NO_VIDEO_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIDEO_PRESENT_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAJORITY_VOTE_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_MISSING_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_UPDATE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_RCV_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_HSYNC_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HSYNC_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM0_VSYNC_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSYNC_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD0_SET0_INT_EN": {
        "Offset": 72,
        "Description": "SDP Set 0 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x6F479EEF",
        "Write Mask": "0x6F479EEF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_EXT_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CORR_ECC_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_EN": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_PLEN_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_PLEN_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for USER_PROG_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUD_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NAUD_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NAUD_ERROR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUD_ERROR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ECC_FAIL_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for INFO_FIFO_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ACM_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HDR_INFOFRM_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TSP_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for EXT_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for INFOFRM_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FRM_ADP_SYNC_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AUDIO_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AVI_HEAD_DET_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD0_SET1_INT_EN": {
        "Offset": 76,
        "Description": "SDP Set 1 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for SPD_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NTSC_VBI_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AUDIO_INFOFRM_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DYN_RANGE_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PPS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PPS_CHANGE_DET_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INTR_FRM1_INT_EN": {
        "Offset": 80,
        "Description": "Mainlink FRM interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x7E3FFFFF",
        "Write Mask": "0x7E3FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_ACTIVE_SYM_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBLANK_FALL_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_EN": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBLANK_RISE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_EN": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DSC_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VBID_COMP_STREAM_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DSC_CHUNK_SIZE_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_R_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_G_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for COMP_B_CRC_MATCH_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_VTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MEAS_HTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HTOTAL_CHANGED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIDEO_STAT_UPDATED_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIF_PHASE_SHIFT_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CRC_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_MVID_UPDATE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for STRM_BUFF_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for STRM_BUFF_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NO_VIDEO_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VIDEO_PRESENT_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAJORITY_VOTE_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_MISSING_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_UPDATE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MSA_RCV_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_HSYNC_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HSYNC_INT_STATUS"
          },
          "SST_REG_CLK_INTR_FRM1_VSYNC_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSYNC_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD1_SET0_INT_EN": {
        "Offset": 84,
        "Description": "SDP Set 0 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x6F479EEF",
        "Write Mask": "0x6F479EEF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_EXT_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CORR_ECC_ERR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_EN": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_PLEN_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_PLEN_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_UFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for CTL_FIFO_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for USER_PROG_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUD_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NAUD_CHANGE_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NAUD_ERROR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUD_ERROR_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ECC_FAIL_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for INFO_FIFO_OFLOW_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ACM_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for HDR_INFOFRM_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TSP_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for EXT_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for INFOFRM_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FRM_ADP_SYNC_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AUDIO_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AVI_HEAD_DET_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INTR_AUD1_SET1_INT_EN": {
        "Offset": 88,
        "Description": "SDP Set 1 interrupt enables. Accessed on reg_clk (27MHz - 270MHz) domain",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for SPD_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for NTSC_VBI_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for VSC_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AUDIO_INFOFRM_CHNG_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for DYN_RANGE_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PPS_HEAD_DET_INT_STATUS"
          },
          "SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for PPS_CHANGE_DET_INT_STATUS"
          }
        }
      },
      "SST_REG_CLK_INT0_MASK": {
        "Offset": 128,
        "Description": "top-level interrupt mask",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INT0_AUD1_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_FRM1_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_AUD0_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_FRM0_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SST_REG_CLK_INT0_STATUS": {
        "Offset": 132,
        "Description": "top-level interrupt status",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INT0_AUD1_STS": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_FRM1_STS": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_AUD0_STS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT0_FRM0_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "SST_REG_CLK_INT1_MASK": {
        "Offset": 136,
        "Description": "top-level interrupt mask",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INT1_AUD1_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_FRM1_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_AUD0_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_FRM0_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "SST_REG_CLK_INT1_STATUS": {
        "Offset": 140,
        "Description": "top-level interrupt status",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "SST_REG_CLK_INT1_AUD1_STS": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_FRM1_STS": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_AUD0_STS": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "SST_REG_CLK_INT1_FRM0_STS": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "AUD_COMMON_DEBUG": {
        "Offset": 208,
        "Description": "DP Rx Audio/SDP top-level debug-bus MUX control.  Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_COMMON_DBG_TAP_SEL": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug-bus tap select.  Selects SDP/Audio block of same index in range 0-2"
          }
        }
      },
      "AUD_REGCLK0_DEBUG_CTRL": {
        "Offset": 216,
        "Description": "ASP control output. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00000100",
        "Write Mask": "0x00000100",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_REGCLK0_DEBUG_SET_IF_RDY": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "set if_rdy signal to 1'b1 for debug purpose"
          }
        }
      },
      "AUD_REGCLK1_DEBUG_CTRL": {
        "Offset": 232,
        "Description": "ASP control output. Accessed on reg_clk (27MHz - 270MHz) domain.",
        "Read Mask": "0x00000100",
        "Write Mask": "0x00000100",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_REGCLK1_DEBUG_SET_IF_RDY": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "set if_rdy signal to 1'b1 for debug purpose"
          }
        }
      }
    },
    "Address": "0x21002000",
    "Size": 49152
  },
  "EDP_LS": {
    "Register": {
      "ML_CONST_LFSR0": {
        "Offset": 0,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xC002801C",
        "Bits": {
          "ML_CONST_CRC_POLY": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x0000C002",
            "Comment": "This is the Pix CRC polynomial."
          },
          "ML_CONST_SCRM_POLY": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x0000801C",
            "Comment": "This is the scrambler polynomial."
          }
        }
      },
      "ML_CONST_LFSR1": {
        "Offset": 4,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0x0000007F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000060",
        "Bits": {
          "ML_CONST_PRBS_POLY": {
            "Position": [
              0,
              6
            ],
            "Type": "R",
            "Reset": "0x00000060",
            "Comment": "This is the PRBS polynomial."
          }
        }
      },
      "ML_CONST_SYMS0": {
        "Offset": 8,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x018B02AA",
        "Bits": {
          "ML_CONST_TPS_D11_6": {
            "Position": [
              16,
              25
            ],
            "Type": "R",
            "Reset": "0x0000018B",
            "Comment": "The D11.6 symbol used in training sequences"
          },
          "ML_CONST_TPS_D10_2": {
            "Position": [
              0,
              9
            ],
            "Type": "R",
            "Reset": "0x000002AA",
            "Comment": "The D10.2 symbol used in training sequences"
          }
        }
      },
      "ML_CONST_SYMS1": {
        "Offset": 12,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x028300E1",
        "Bits": {
          "ML_CONST_TPS_K28_5_P": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000283",
            "Comment": "The K28.5+ symbol used in training sequences"
          },
          "ML_CONST_TPS_D30_3_P": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x000000E1",
            "Comment": "The D30.3+ symbol used in training sequences"
          }
        }
      },
      "ML_CONST_CHARS0": {
        "Offset": 16,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFD5CFBBC",
        "Bits": {
          "ML_CONST_SST_CHAR_SE": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x000000FD",
            "Comment": "The SE Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_SS": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x0000005C",
            "Comment": "The SS Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_BE": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x000000FB",
            "Comment": "The BE Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_BS": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x000000BC",
            "Comment": "The BS Symbol used in DP"
          }
        }
      },
      "ML_CONST_CHARS1": {
        "Offset": 20,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x3C1CF7FE",
        "Bits": {
          "ML_CONST_SST_CHAR_CP": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x0000003C",
            "Comment": "The CP Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_SR": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x0000001C",
            "Comment": "The SR Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_FE": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x000000F7",
            "Comment": "The FE Symbol used in DP"
          },
          "ML_CONST_SST_CHAR_FS": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x000000FE",
            "Comment": "The FS Symbol used in DP"
          }
        }
      },
      "ML_CONST_CHARS2": {
        "Offset": 24,
        "Description": "Accessed on ls_clk  domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0xBC1F537C",
        "Bits": {
          "ML_CONST_MST_CHAR_MTPH": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x000000BC",
            "Comment": "The MTPH Character used in DP"
          },
          "ML_CONST_LVP1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x0000001F",
            "Comment": "The LVP1 used by HDCP"
          },
          "ML_CONST_LVP0": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000053",
            "Comment": "The LVP0 used by HDCP"
          },
          "ML_CONST_SST_CHAR_BF": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "The BF Symbol used in DP"
          }
        }
      },
      "ML_CONST_CHARS3": {
        "Offset": 28,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x5C1CFBF7",
        "Bits": {
          "ML_CONST_MST_CHAR_C3": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x0000005C",
            "Comment": "The C3 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x0000001C",
            "Comment": "The C2 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x000000FB",
            "Comment": "The C1 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C0": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x000000F7",
            "Comment": "The C0 code used by MST Stream"
          }
        }
      },
      "ML_CONST_CHARS4": {
        "Offset": 32,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFEFDDC7C",
        "Bits": {
          "ML_CONST_MST_CHAR_C7": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x000000FE",
            "Comment": "The C7 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C6": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x000000FD",
            "Comment": "The C6 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C5": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x000000DC",
            "Comment": "The C5 code used by MST Stream"
          },
          "ML_CONST_MST_CHAR_C4": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x0000007C",
            "Comment": "The C4 code used by MST Stream"
          }
        }
      },
      "ML_CONST_CHARS5": {
        "Offset": 36,
        "Description": "Accessed on ls_clk  domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x003C9CDC",
        "Bits": {
          "ML_CONST_SST_CHAR_PM_FEC": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x0000003C",
            "Comment": "The PM (parity marker) symbol used in DP for FEC"
          },
          "ML_CONST_SST_CHAR_CP_FEC": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x0000009C",
            "Comment": "The CP Symbol used in DP when FEC_READY is set"
          },
          "ML_CONST_DSC_CHAR_EOC": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x000000DC",
            "Comment": "The C4 code used by MST Stream"
          }
        }
      },
      "ML_COMMON_RX_GENERAL_CTRL": {
        "Offset": 128,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000001FF",
        "Write Mask": "0x000001FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ML_COMMON_DBG_TAP_SEL_BIT2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "The debug taps are as follows.100 - Fast link training inp data"
          },
          "ML_COMMON_LS_CLK_HARD_RST_N": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold LS_CLK domain in hard-reset."
          },
          "ML_COMMON_BYP_TAP_SEL": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "The bypass taps are as follows.00 - AFE tp Phy data01 - Phy to HDCP data10 - HDCP to VC data.11 - FEC corrected data."
          },
          "ML_COMMON_DBG_LN_SEL": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lane select for ML DBG output."
          },
          "ML_COMMON_DBG_TAP_SEL": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "The debug taps are as follows.000 - AFE outp to Phy inp data001 - Phy outp to HDCP inp data010 - VC outp to DFRM0 inp data011 - Frm internal signals (LN_SEL to choose which frm)."
          },
          "ML_COMMON_MST_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, This bit should be set in MST mode"
          }
        }
      },
      "ML_COMMON_RBIF_CTRL": {
        "Offset": 132,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_COMMON_LS_RBIF_FORCE_CLK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Forces ls_clk register bus clock enable.  Only for backup in case register events are broken."
          }
        }
      },
      "ML_COMMON_SPARE0": {
        "Offset": 160,
        "Description": "Spare RW registers.  Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_COMMON_SPARE0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO.: Alignment SM config. When 1, clears a_is_stored when a found in all lanes.: When set to 1, filtering of K-char from SDP data is disabled."
          }
        }
      },
      "ML_COMMON_SPARE1": {
        "Offset": 164,
        "Description": "Spare RW registers.  Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_COMMON_SPARE1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO."
          }
        }
      },
      "ML_PHY_CTRL": {
        "Offset": 256,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00030103",
        "Write Mask": "0x00030103",
        "Reset Value": "0x00030001",
        "Bits": {
          "ML_PHY_VID_RDY_EN": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Enables for phy signals that can bring DP video ready output low16: Symbol align lock lost17: Lane align lock lost"
          },
          "ML_PHY_ENABLE_SR_CORRECTION": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable SR correction in MST mode"
          },
          "ML_PHY_CLK_GATE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When this field is cleared, all flops in the logic block hold state."
          },
          "ML_PHY_SOFT_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This field resets the PHY."
          }
        }
      },
      "ML_PHY_SERDES_AND_PRBS": {
        "Offset": 260,
        "Description": "Accessed on ls_clk domain. These registers are provided for seamless connection of the Serdes to the RTL modules",
        "Read Mask": "0xC0FFFFFF",
        "Write Mask": "0xC0FFFFFF",
        "Reset Value": "0xC00E400F",
        "Bits": {
          "ML_PHY_DATAVALID_MASK_ENABLED": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "If this bit is set, the data coming in from the serdes will be masked by the datavalid signal."
          },
          "ML_PHY_DELAY_ONE_LANE_ALIGNMENT": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "If set lane alignment for one lane will only be set when symbol locked."
          },
          "ML_PHY_PRBS_BIT_SLIP_MODE": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "the 2 least significant bits of this field define the number of prbs errors to be counted in a bit-slip event.0 = 1 error1 = total number of errors / prbs_bit_slip_mode[4:2]2 = 0 errors3 = all errors."
          },
          "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN3": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "This selects the AFE lane feeding to the logical Lane 3"
          },
          "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN2": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "This selects the AFE lane feeding to the logical Lane 2"
          },
          "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN1": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This selects the AFE lane feeding to the logical Lane 1"
          },
          "ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN0": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This selects the AFE lane feeding to the logical Lane 0"
          },
          "ML_PHY_FLIP_BIT_POLARITY": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting these will reverse the bit polarity on a per lane basis."
          },
          "ML_PHY_FLIP_BIT_ORDER": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting these will reverse the bit order within a symbol on a per lane basis."
          },
          "ML_PHY_FLIP_SYMBOL_ORDER": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "Setting these will reverse the symbol order on a per lane basis."
          }
        }
      },
      "ML_PHY_MODES": {
        "Offset": 264,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5FC00000",
        "Bits": {
          "ML_PHY_ALPM_EN": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this bit will enable the Phy circuitry to look for ALPM signals."
          },
          "ML_PHY_COUNT_UNLKS_IN_TP": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "unsetting this bit will actually count the number of 8b10b errors in TP, else it will count the number of unlocks."
          },
          "ML_PHY_COUNT_8B10B_ERRS_IN_SERM": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Error counters in SERM mode:= SERM errors only= 8b10b errors only= SERM and 8b10b errors"
          },
          "ML_PHY_ERR_SEL_8B10B": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "0 = Count both Illegal Symbol errors and Running Disparity Errors= Count only Running Disparity Errors.= Count only Illegal Symbol Errors3 = Count either Illegal Symbol errors or Running Disparity Errors, mask sequential symbol errors"
          },
          "ML_PHY_SYM_ALIGN_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Setting this bit will enable the symbol alignment module. Symbol alignment is necessary for TP2/TP3/SERM and normal video traffic."
          },
          "ML_PHY_LANE_ALIGN_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Setting this bit will enable the inter lane alignment module. Inter lane alignment is necessary for all link layer functionality."
          },
          "ML_PHY_DESKEW_EN": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Setting this bit will enable the inter lane deskew module. Deskew is necessary for all link layer functionality."
          },
          "ML_PHY_SCRM_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "RWX, Setting this enables the scrambler."
          },
          "ML_PHY_TP3_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the TP3 checker. This does not affect the through datapath."
          },
          "ML_PHY_TP2_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the TP2 checker. This does not affect the through datapath."
          },
          "ML_PHY_TP1_EN": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the TP1 checker. This does not affect the through datapath. There are different bits for different lanes to allow independent Nyquist checking on the lanes."
          },
          "ML_PHY_SERM_EN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the SERM checker. SCRM_EN has to be set for correct operation. This does not affect the through datapath."
          },
          "ML_PHY_PRBS_EN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the PRBS checker. This does not affect the through datapath."
          },
          "ML_PHY_UPAT_EN": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this enables the UPAT checker. This does not affect the through datapath."
          },
          "ML_PHY_LANE_EN": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Lanes can be individually enabled by setting these bits."
          }
        }
      },
      "ML_PHY_SCRAMBLER_CONTROL_0": {
        "Offset": 268,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFF01FF",
        "Write Mask": "0xFFFF01FF",
        "Reset Value": "0xFFFF0100",
        "Bits": {
          "ML_PHY_SCRAMBLER_SEED_VAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "This is the scrambler seed."
          },
          "ML_PHY_STOP_LFSR_IN_FEC_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LFSR not to be advance mode enabled"
          },
          "ML_PHY_PH_CHAR_FROM_FEC": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For FEC, not to advance when parity place holder is received."
          }
        }
      },
      "ML_PHY_LOCK_STATES": {
        "Offset": 272,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFF1FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_TP4_LOCK": {
            "Position": [
              28,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If TP4_EN is set, this field denotes the lock state of the TP4 checker on a per lane basis."
          },
          "ML_PHY_UPAT_LOCK": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If UPAT_EN is set, this field denotes the lock state of the UPAT checker on a per lane basis."
          },
          "ML_PHY_LANE_ALIGN_LOCK": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If LANE_ALIGN_EN is set, this field denotes the alignment state of the inter lane alignment block."
          },
          "ML_PHY_TP3_LOCK": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If TP3_EN is set, this field denotes the lock state of the TP3 checker on a per lane basis."
          },
          "ML_PHY_TP2_LOCK": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If TP2_EN is set, this field denotes the lock state of the TP2 checker on a per lane basis."
          },
          "ML_PHY_TP1_LOCK": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If TP1_EN is set, this field denotes the lock state of the TP1 checker on a per lane basis."
          },
          "ML_PHY_SYM_ALIGN_LOCK": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This field denotes the alignment state of the symbol alignment module on a per lane basis. Symbol alignment is necessary to perform 8b10b decode."
          },
          "ML_PHY_PRBS_LOCK": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If PRBS_EN is set, this field denotes the lock state of the PRBS checker on a per lane basis."
          }
        }
      },
      "ML_PHY_LOCK_STATES_INT_MASK": {
        "Offset": 276,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x555F0FFF",
        "Bits": {
          "ML_PHY_SYM_ALIGN_UNLOCK_INT_CTRL": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "tp3 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
          },
          "ML_PHY_SYM_ALIGN_LOCK_INT_CTRL": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "tp3 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP3_UNLOCK_INT_CTRL": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "tp3 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP3_LOCK_INT_CTRL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "tp3 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP2_UNLOCK_INT_CTRL": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "tp2 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP2_LOCK_INT_CTRL": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "tp2 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP1_UNLOCK_INT_CTRL": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "tp1 unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
          },
          "ML_PHY_TP1_LOCK_INT_CTRL": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "tp1 lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
          },
          "ML_PHY_UPAT_UNLOCK_INT_CTRL": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "upat unlock interrupt behavior.  See PRBS_UNLOCK_INT_CTRL for behavior."
          },
          "ML_PHY_UPAT_LOCK_INT_CTRL": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "upat lock interrupt behavior.  See PRBS_LOCK_INT_CTRL for behavior."
          },
          "ML_PHY_PRBS_UNLOCK_INT_CTRL": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "prbs unlock interrupt behavior0 = fire interrupt when *any* lane loses lock1 = fire interrupt when *all* lanes loses lock"
          },
          "ML_PHY_PRBS_LOCK_INT_CTRL": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "prbs lock interrupt behavior0 = fire interrupt when *any* lane acquires lock1 = fire interrupt when *all* lanes aqcuire lock"
          },
          "ML_PHY_ERRS_LN3_INT_MASK": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "interrupt enable on too many errors on lane 3."
          },
          "ML_PHY_ERRS_LN2_INT_MASK": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "interrupt enable on too many errors on lane 2."
          },
          "ML_PHY_ERRS_LN1_INT_MASK": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "interrupt enable on too many errors on lane 1."
          },
          "ML_PHY_ERRS_LN0_INT_MASK": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "interrupt enable on too many errors on lane 0."
          },
          "ML_PHY_CLR_ERRS_ON_TP1_LOCK_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear symbols errors when tp1 is locked"
          },
          "ML_PHY_ERRS_INT_THRESHOLD": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "The threshold for asserting the too many errors interrupt."
          }
        }
      },
      "ML_PHY_ERR_COUNTER_CTRL": {
        "Offset": 280,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFF71FF",
        "Write Mask": "0xFFFF71FF",
        "Reset Value": "0xFE0100F0",
        "Bits": {
          "ML_PHY_SYM_ERR_REPL_DATA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FE",
            "Comment": "When a symbol error is detected, replace with this 8b code"
          },
          "ML_PHY_ERRS_CURR_WINDOW": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Current error counter sliding window in units of 2^21 ls_clks.Use the below settings for 1s interval at various link rates: RBR  = 38 HBR  = 64 HBR2 = 128 HBR3 = 193"
          },
          "ML_PHY_SYM_ERR_REPL_CTRL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When a symbol error is detected, replacement is control symbol when 1"
          },
          "ML_PHY_SYM_ERR_REPL_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When a symbol error is detected, replace default decode with SYM_ERR_REPL 8b code"
          },
          "ML_PHY_SHOW_CURR_ERRS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Change ERR_COUNTER_0-3 CSRs to show:0 = DPCD cumulative error counts 1 = Current errors as defined in ERRS_CURR_WINDOW"
          },
          "ML_PHY_FEC_ERRS_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Count errors from pre-FEC 8b10b decode rather than post-FEC 8b10b decode."
          },
          "ML_PHY_ERRS_ENABLE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "When enabled, the counter is active.  When disabled, the counter is frozen."
          },
          "ML_PHY_ERRS_RESET_ON_READ": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Writing a 1 to this bit clears the error counter whenever it is read"
          }
        }
      },
      "ML_PHY_ERR_COUNTERS_0": {
        "Offset": 284,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_ERRS_LN0_VALID": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Indicates validity of the above error count"
          },
          "ML_PHY_ERRS_LN0": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "If PRBS_EN is set, this field counts the number of PRBS errors on lane 0, else if SERM_EN is set, this field counts the number of SERM symbol errors on lane 0, else this field counts the number of 8b10b errors on lane 0"
          }
        }
      },
      "ML_PHY_ERR_COUNTERS_1": {
        "Offset": 288,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_ERRS_LN1_VALID": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          },
          "ML_PHY_ERRS_LN1": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          }
        }
      },
      "ML_PHY_ERR_COUNTERS_2": {
        "Offset": 292,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_ERRS_LN2_VALID": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          },
          "ML_PHY_ERRS_LN2": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          }
        }
      },
      "ML_PHY_ERR_COUNTERS_3": {
        "Offset": 296,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_ERRS_LN3_VALID": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          },
          "ML_PHY_ERRS_LN3": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "See ERRS_LN0"
          }
        }
      },
      "ML_PHY_ALIGNMENT_THRESHOLDS": {
        "Offset": 300,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x31771F47",
        "Bits": {
          "ML_PHY_MAX_SKEW_CORR": {
            "Position": [
              26,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000000C",
            "Comment": "Maximum skew corrected. If 8b10b TP2 is selected, must be set to 4 because commas characters are close. Value of 12 will handle comma spacing in TP3."
          },
          "ML_PHY_CLR_ON_SET_RD_PTR": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear a_is_stored when set_rd_ptr asserted. This can cause alias problems when multiple commas occur back to back and lane skew causes late lanes to retrigger comma detection prematurely"
          },
          "ML_PHY_WAIT_WHEN_COMMAS_ARE_SPARSED": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When in state Aligning do not enter sym_aligned state if commas are sparsed"
          },
          "ML_PHY_LANE_ALIGN_MIN_ERRS_FOR_UNLK": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum mis-aligned BS symbols to see before declaring a loss of lock"
          },
          "ML_PHY_LANE_ALIGN_MIN_PATS_FOR_LOCK": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum aligned BS symbols to see clearly before declaring a lock"
          },
          "ML_PHY_SYM_ALIGN_MAX_ERRS_TOLERATED": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Maximum 8b10b errors to be tolerated within 127 link symbols. A larger number of errors results in a loss of symbol alignment lock."
          },
          "ML_PHY_SYM_ALIGN_MIN_COMMAS_REQD_TO_LOCK": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Minimum BS symbols to see clearly before declaring a lock"
          },
          "ML_PHY_SYM_ALIGN_MAX_TIME_TO_SEE_COMMAS": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "This is the time in (2^12 LS clocks) that is allowed between two BS symbols. A larger separation between two BS symbols results in a loss of symbol alignment lock."
          }
        }
      },
      "ML_PHY_TRAINING_THRESHOLDS": {
        "Offset": 304,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x77777777",
        "Bits": {
          "ML_PHY_PRBS_MIN_ERRS_FOR_UNLK": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum PRBS symbol errors to see before declaring a loss of lock"
          },
          "ML_PHY_PRBS_MIN_SYMS_FOR_LOCK": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum correct PRBS symbols to see clearly before declaring a lock"
          },
          "ML_PHY_TP3_MIN_ERRS_FOR_UNLK": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP3 errors to see before declaring a loss of lock"
          },
          "ML_PHY_TP3_MIN_PATS_FOR_LOCK": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP3 patterns to see clearly before declaring a lock"
          },
          "ML_PHY_TP2_MIN_ERRS_FOR_UNLK": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP2 errors to see before declaring a loss of lock"
          },
          "ML_PHY_TP2_MIN_PATS_FOR_LOCK": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP2 patterns to see clearly before declaring a lock"
          },
          "ML_PHY_TP1_MIN_ERRS_FOR_UNLK": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP1 errors to see before declaring a loss of lock"
          },
          "ML_PHY_TP1_MIN_PATS_FOR_LOCK": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP1 patterns to see clearly before declaring a lock"
          }
        }
      },
      "ML_PHY_UPAT_CTRL_2": {
        "Offset": 320,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x00000077",
        "Bits": {
          "ML_PHY_UPAT_WORD2": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Most significant part of the 80 bit user pattern."
          },
          "ML_PHY_UPAT_MIN_ERRS_FOR_UNLK": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum UPAT errors to see before declaring a loss of lock"
          },
          "ML_PHY_UPAT_MIN_PATS_FOR_LOCK": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum UPAT patterns to see clearly before declaring a lock"
          }
        }
      },
      "ML_PHY_UPAT_CTRL_1": {
        "Offset": 324,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_UPAT_WORD1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Middle part of the 80 bit user pattern."
          }
        }
      },
      "ML_PHY_UPAT_CTRL_0": {
        "Offset": 328,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_UPAT_WORD0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Least significant part of the 80 bit user pattern."
          }
        }
      },
      "ML_PHY_OVERSAMPLING_MODE": {
        "Offset": 332,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00000773",
        "Write Mask": "0x00000773",
        "Reset Value": "0x00000100",
        "Bits": {
          "ML_PHY_CLK_CYCLE_THREE_BITS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "this is the clk cycle which sample 3 bits the other cycle should have 2 bits"
          },
          "ML_PHY_CLK_CYCLE_CHOOSE_EN_8X": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable which reg programmable clk choice for 3 or 2 bits in 8x oversampling mode"
          },
          "ML_PHY_ADD_INDEX": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "1-Add Index offset, 0-subtract index offset"
          },
          "ML_PHY_INDEX_OFFSET": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Index offset used while sampling oversampled data"
          },
          "ML_PHY_CLK_DIV": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock divider ratio to support downsampling of AFE output data.0 = No clock divide1 = Divide selected clock by 22 = Divide selected clock by 43 = Divide selected clock by 8"
          }
        }
      },
      "ML_PHY_OVERSAMPLING_4X_ERRS": {
        "Offset": 336,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x1F1F1F1F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_SAMPLING_ERR_4X_LN3": {
            "Position": [
              24,
              28
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_4X_LN2": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_4X_LN1": {
            "Position": [
              8,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_4X_LN0": {
            "Position": [
              0,
              4
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_PHY_OVERSAMPLING_8X_ERRS": {
        "Offset": 340,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_SAMPLING_ERR_8X_LN3": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_8X_LN2": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_8X_LN1": {
            "Position": [
              4,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "ML_PHY_SAMPLING_ERR_8X_LN0": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_PHY_LINK_TRAINING": {
        "Offset": 344,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00014260",
        "Bits": {
          "ML_PHY_WAIT_TO_START_TRAINING": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "wait from 0 to 500us for no aux handshake training to start"
          },
          "ML_PHY_RST_ON_REDGE_AFE_TP1_RDY_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset phy on rising edge of AFE_TP1_READY"
          },
          "ML_PHY_RST_ON_FULL_TP1_EN_FROM_PHY": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "For full link training to reset the phy based on tp1 PHY logic"
          },
          "ML_PHY_USE_AFE_TP23_RDY": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use AFE_TP23_READY signal to set tp2_en for full link training"
          },
          "ML_PHY_USE_AFE_TP1_RDY": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use AFE_TP1_READY signal to set tp1_en for full link training"
          },
          "ML_PHY_PROG_COUNTER_WAIT_BEFORE_TP1_EN_SET": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use wait counter for full link training"
          },
          "ML_PHY_RST_ON_REDGE_AFE_TP0_RDY_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset phy on rising edge of AFE_TP0_READY"
          },
          "ML_PHY_RST_ON_REDGE_DATAVALID_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset phy on rising edge of datavalid from AFE"
          },
          "ML_PHY_TOGGLE_TP2_FOR_NOTRAINING": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Toggle tp2 for no link training before goind to align_done"
          },
          "ML_PHY_NO_TP23_LOCK_REQ_FOR_ALPM": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "only toggle tp2 for ALPM phy wake link training"
          },
          "ML_PHY_USE_BOTH_LANES_FOR_DATAVALID": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Usage of datavalid for link training00 = not to use datavalid for link training01 = use i_rx_datavalid_lane0 only for datavalid_en10 = use i_rx_datavalid_lane1 only for datavalid_en11 = use both lanes for datavalid_en"
          },
          "ML_PHY_NO_TRAINING_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "no training enable thus goes directly for align"
          },
          "ML_PHY_FAST_TRAINING_SM_HW_RST_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the Hardware reset of fast training state machine"
          },
          "ML_PHY_FAST_TP3_SET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Although option is provided but should not be set"
          },
          "ML_PHY_FAST_TP2_SET": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "As per specification only TP2 is supported thus this bit should be set"
          },
          "ML_PHY_FAST_TRAINING_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable after hpd assertion and disable when fast training is completed"
          }
        }
      },
      "ML_PHY_RESET": {
        "Offset": 348,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_LANE_ALIGN_AUTO_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Auto reset alignment to help prevent it from getting stuck in a bad cycle on TP3"
          },
          "ML_PHY_FAST_TRAINING_SM_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Put Fast training statemachine in reset."
          }
        }
      },
      "ML_PHY_LINK_TRAINING_CTRL": {
        "Offset": 352,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x001E0001",
        "Bits": {
          "ML_PHY_WAIT_TO_START_TRAINING_IN_STDBY": {
            "Position": [
              20,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "wait from 0 to 500us for no aux handshake training to start during AlPM Standby"
          },
          "ML_PHY_CLR_SYM_ERR_CNT_ON_TIC_TOC_CLR": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "For fast link training clear error count earlier"
          },
          "ML_PHY_AFE_GLUE_RST_ON_PHY_SOFT_RST": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset the write pointer of AFE glue module on PHY soft reset."
          },
          "ML_PHY_AFE_GLUE_RST_ON_TP23_FROM_SM": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset the write pointer of AFE glue module on TP2/3 enable from state machine."
          },
          "ML_PHY_FORCE_LANE_ALIGN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Lane align set for link training."
          },
          "ML_PHY_FORCE_SYM_ALIGN": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Symbol align set for link training."
          },
          "ML_PHY_FORCE_TP23": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "EQ_DONE set for link training."
          },
          "ML_PHY_FORCE_TP1": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CR_DONE set for link training."
          },
          "ML_PHY_SOFT_RST_FOR_NON_RESETABLE_FLOPS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset flops affecting SOFT_RST and CLK_GATE flops."
          },
          "ML_PHY_RST_ON_REDGE_AFE_TP2_RDY_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset phy on rising edge of AFE_TP2_READY"
          },
          "ML_PHY_RST_PHY_FROM_FAST_SM_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset PHY when fast state machine counter expires."
          },
          "ML_PHY_TRAINING_SM_RST_ON_DPCD_WR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Write to DPCD register by source will reset fast training state machine"
          }
        }
      },
      "ML_PHY_INVALID_SR_DET_CTRL": {
        "Offset": 356,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x03FF3FFF",
        "Write Mask": "0x03FF3FFF",
        "Reset Value": "0x00141E49",
        "Bits": {
          "ML_PHY_BS_CNT_FOR_LATE_SR": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "BS count when late SR will reset the count"
          },
          "ML_PHY_BS_CNT_FOR_EARLY_SR": {
            "Position": [
              4,
              13
            ],
            "Type": "RW",
            "Reset": "0x000001E4",
            "Comment": "BS count when early SR will reset the count"
          },
          "ML_PHY_DETECT_SR_CORRUPT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Detection of SR corruption logic is enabled"
          },
          "ML_PHY_RST_BS_COUNT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware reset of BS counter"
          },
          "ML_PHY_INVALID_SR_MASK_ENABLE_WO_ERR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask an invalid SR when 8b10b Error happens without errors"
          },
          "ML_PHY_INVALID_SR_MASK_ENABLE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Mask an invalid SR when 8b10b Error happens"
          }
        }
      },
      "ML_PHY_BS_COUNT_CONFIG": {
        "Offset": 360,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000200",
        "Bits": {
          "ML_PHY_BS_COUNT_FOR_SR": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000200",
            "Comment": "SR comes every 512 BS symbols for SST"
          }
        }
      },
      "ML_PHY_TRAINING_CTRL_2": {
        "Offset": 364,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000FF7FF",
        "Write Mask": "0x000FF7FF",
        "Reset Value": "0x0007740F",
        "Bits": {
          "ML_PHY_TP4_MIN_ERRS_FOR_UNLK": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP4 errors to see before declaring a loss of lock"
          },
          "ML_PHY_TP4_MIN_PATS_FOR_LOCK": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Minimum TP4 patterns to see clearly before declaring a lock"
          },
          "ML_PHY_SOFT_RST_CNT_FOR_CDC": {
            "Position": [
              5,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Wait this many clock cycles before releasing soft reset"
          },
          "ML_PHY_WAIT_CNT_INIT_DISABLED": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Initializing the counter after soft reset is disabled"
          },
          "ML_PHY_RST_FAST_SM_WHEN_UNLOCK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset fast training state machine when symbol and align lock is lost"
          },
          "ML_PHY_FAST_TRAIN_ONLY_WHEN_UNLOCK": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Only when symbol lock and align lock is lost then enter fast/no state machine"
          },
          "ML_PHY_RST_FAST_SM_ON_ALPM_SLEEP_STDBY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset fast training state machine when alpm sleep or standby is recevied"
          },
          "ML_PHY_RST_PHY_IN_STDBY": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset PHY logic in standby needed for sync fifo in glue logic"
          }
        }
      },
      "ML_PHY_TP4_CTRL": {
        "Offset": 368,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000002",
        "Bits": {
          "ML_PHY_TP4_UNLOCK_INT_CTRL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "tp4 unlock interrupt behavior."
          },
          "ML_PHY_TP4_LOCK_INT_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "tp4 lock interrupt behavior."
          },
          "ML_PHY_TP4_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, Setting this enables the TP4 checker."
          }
        }
      },
      "ML_PHY_FEC_CONFIG": {
        "Offset": 372,
        "Description": "Accessed on ls_clk domain. Used to configure the RX FEC behavior",
        "Read Mask": "0x973FFFFF",
        "Write Mask": "0x873FFFFF",
        "Reset Value": "0x0011A430",
        "Bits": {
          "ML_PHY_FEC_SOFT_RST": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft reset for FEC block"
          },
          "ML_PHY_FEC_ENABLE_STAT": {
            "Position": [
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FEC enable status"
          },
          "ML_PHY_FEC_DBG_SEL": {
            "Position": [
              24,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug bus mux select"
          },
          "ML_PHY_FEC_POST_RD_ERR_UNCORR": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Consider running disparity errors that occur after FEC to be because of uncorrectable blocks"
          },
          "ML_PHY_FEC_POST_SYM_ERR_UNCORR": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Consider symbol errors that occur after FEC to be because of uncorrectable blocks"
          },
          "ML_PHY_FEC_PARITY_ZEROS_ERR": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: when 0 fields in parity bytes are 1, consider error. 0: ignore non 0 fields that should be 0 (DP 1.4a)."
          },
          "ML_PHY_FEC_BIT_REV": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bitreverse before decoding"
          },
          "ML_PHY_FEC_SEQ_MODE": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Alternate en/dis sequence, 0: DP 1.4 sequence"
          },
          "ML_PHY_FEC_HDCP_IGNORE_PM": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "1: HDCP ignores PM and does not increment cipher"
          },
          "ML_PHY_FEC_DONT_FIX_UNCORR_ERR": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Do not attempt to fix uncorrectable errors"
          },
          "ML_PHY_FEC_PM_RESYNC_THRESHOLD": {
            "Position": [
              11,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Resync when parity marker is seen in wrong position this many times"
          },
          "ML_PHY_FEC_PM_RESYNC_MODE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Resync when parity marker is seen"
          },
          "ML_PHY_FEC_FORCE_DISABLE": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force the FEC block to be disabled"
          },
          "ML_PHY_FEC_FORCE_ENABLE": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force the FEC block to be enabled. Set the PM_RESYNC_MODE bit so that correction can find the parity symbols."
          },
          "ML_PHY_FEC_CNT_LANE_SEL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Collect errors for specified lane"
          },
          "ML_PHY_FEC_CNT_RST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset FEC counters. Set to 0 to enable. Set to 1 to reset and disable counters."
          },
          "ML_PHY_FEC_MEM_RETN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "FEC memory enable"
          },
          "ML_PHY_FEC_CONSIDER_RD_ERR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Running disparity error considered a symbol error. Setting to 1lead to more erasure locations but could just be propagatedprevious symbol error."
          },
          "ML_PHY_FEC_ZERO_ERR_DATA": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "On a 8b10b decode error, zero out data. In the case of a propaged RDfrom previous symbol, it could lead to false error flagging."
          },
          "ML_PHY_FEC_HANDLE_ERASURES": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use 8b10b decode errors for erasure locations. Up to 4 erasuresbe corrected with Reed-Solomon ECC. Not mentioned in DP 1.4."
          },
          "ML_PHY_FEC_READY": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable RX FEC. Delay input stream and wait for FEC_DECODE_ENABLE sequence."
          }
        }
      },
      "ML_PHY_FEC_ERR_CNT_0": {
        "Offset": 376,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_CORR_BLK_ERR_CNT0": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Corrected error blocks"
          },
          "ML_PHY_FEC_UNCORR_BLK_ERR_CNT0": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Uncorrected error blocks"
          }
        }
      },
      "ML_PHY_FEC_BIT_ERR_CNT_0": {
        "Offset": 380,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_BIT_ERR_CNT0": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bit errors lane 0"
          }
        }
      },
      "ML_PHY_FEC_PAR_ERR_CNT_0": {
        "Offset": 384,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_PAR_BIT_ERR_CNT0": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity bit error count"
          },
          "ML_PHY_FEC_PAR_BLK_ERR_CNT0": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity block error count"
          }
        }
      },
      "ML_PHY_FEC_ERR_CNT_1": {
        "Offset": 388,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_CORR_BLK_ERR_CNT1": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Corrected error blocks"
          },
          "ML_PHY_FEC_UNCORR_BLK_ERR_CNT1": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Uncorrected error blocks"
          }
        }
      },
      "ML_PHY_FEC_BIT_ERR_CNT_1": {
        "Offset": 392,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_BIT_ERR_CNT1": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bit errors lane 0"
          }
        }
      },
      "ML_PHY_FEC_PAR_ERR_CNT_1": {
        "Offset": 396,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_PAR_BIT_ERR_CNT1": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity bit error count"
          },
          "ML_PHY_FEC_PAR_BLK_ERR_CNT1": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity block error count"
          }
        }
      },
      "ML_PHY_FEC_ERR_CNT_2": {
        "Offset": 400,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_CORR_BLK_ERR_CNT2": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Corrected error blocks"
          },
          "ML_PHY_FEC_UNCORR_BLK_ERR_CNT2": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Uncorrected error blocks"
          }
        }
      },
      "ML_PHY_FEC_BIT_ERR_CNT_2": {
        "Offset": 404,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_BIT_ERR_CNT2": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bit errors lane 0"
          }
        }
      },
      "ML_PHY_FEC_PAR_ERR_CNT_2": {
        "Offset": 408,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_PAR_BIT_ERR_CNT2": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity bit error count"
          },
          "ML_PHY_FEC_PAR_BLK_ERR_CNT2": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity block error count"
          }
        }
      },
      "ML_PHY_FEC_ERR_CNT_3": {
        "Offset": 412,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_CORR_BLK_ERR_CNT3": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Corrected error blocks"
          },
          "ML_PHY_FEC_UNCORR_BLK_ERR_CNT3": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Uncorrected error blocks"
          }
        }
      },
      "ML_PHY_FEC_BIT_ERR_CNT_3": {
        "Offset": 416,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_BIT_ERR_CNT3": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Bit errors lane 0"
          }
        }
      },
      "ML_PHY_FEC_PAR_ERR_CNT_3": {
        "Offset": 420,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_PHY_FEC_PAR_BIT_ERR_CNT3": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity bit error count"
          },
          "ML_PHY_FEC_PAR_BLK_ERR_CNT3": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Parity block error count"
          }
        }
      },
      "ML_VC_CTRL": {
        "Offset": 512,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000009",
        "Bits": {
          "ML_VC_USE_FEC_RDY_2_MASK_PH_PM": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use FEC Ready rather than FEC enabled to mask PH and PM"
          },
          "ML_VC_SWITCH_MST2SST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set if MST symbols are to be converted to SST Mode."
          },
          "ML_VC_CLK_GATE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When this field is cleared, all flops in the logic block hold state."
          },
          "ML_VC_SOFT_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This field resets the vc."
          }
        }
      },
      "ML_VC_ACT_DWT": {
        "Offset": 516,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000001F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_ACT_STATUS": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Deferred Write Trigger Status (Read Only Field): 0 = Armed/Forced 1 = Trigger generated, now idle"
          },
          "ML_VC_ACT_EN_CMD": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Deferred Write Trigger: 0x0 = Disarm Trigger 0x1 = Armed xF = Force trigger."
          }
        }
      },
      "ML_VC_SLOT_USE_0": {
        "Offset": 520,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F00",
        "Write Mask": "0x7F7F7F00",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT03_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 03"
          },
          "ML_VC_SLOT02_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 02"
          },
          "ML_VC_SLOT01_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 01"
          }
        }
      },
      "ML_VC_SLOT_USE_1": {
        "Offset": 524,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT07_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 07"
          },
          "ML_VC_SLOT06_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 06"
          },
          "ML_VC_SLOT05_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 05"
          },
          "ML_VC_SLOT04_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 04"
          }
        }
      },
      "ML_VC_SLOT_USE_2": {
        "Offset": 528,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT11_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 11"
          },
          "ML_VC_SLOT10_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 10"
          },
          "ML_VC_SLOT09_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 09"
          },
          "ML_VC_SLOT08_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 08"
          }
        }
      },
      "ML_VC_SLOT_USE_3": {
        "Offset": 532,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT15_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 15"
          },
          "ML_VC_SLOT14_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 14"
          },
          "ML_VC_SLOT13_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 13"
          },
          "ML_VC_SLOT12_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 12"
          }
        }
      },
      "ML_VC_SLOT_USE_4": {
        "Offset": 536,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT19_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 19"
          },
          "ML_VC_SLOT18_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 18"
          },
          "ML_VC_SLOT17_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 17"
          },
          "ML_VC_SLOT16_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 16"
          }
        }
      },
      "ML_VC_SLOT_USE_5": {
        "Offset": 540,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT23_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 23"
          },
          "ML_VC_SLOT22_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 22"
          },
          "ML_VC_SLOT21_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 21"
          },
          "ML_VC_SLOT20_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 20"
          }
        }
      },
      "ML_VC_SLOT_USE_6": {
        "Offset": 544,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT27_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 27"
          },
          "ML_VC_SLOT26_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 26"
          },
          "ML_VC_SLOT25_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 25"
          },
          "ML_VC_SLOT24_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 24"
          }
        }
      },
      "ML_VC_SLOT_USE_7": {
        "Offset": 548,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT31_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 31"
          },
          "ML_VC_SLOT30_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 30"
          },
          "ML_VC_SLOT29_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 29"
          },
          "ML_VC_SLOT28_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 28"
          }
        }
      },
      "ML_VC_SLOT_USE_8": {
        "Offset": 552,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT35_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 35"
          },
          "ML_VC_SLOT34_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 34"
          },
          "ML_VC_SLOT33_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 33"
          },
          "ML_VC_SLOT32_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 32"
          }
        }
      },
      "ML_VC_SLOT_USE_9": {
        "Offset": 556,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT39_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 39"
          },
          "ML_VC_SLOT38_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 38"
          },
          "ML_VC_SLOT37_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 37"
          },
          "ML_VC_SLOT36_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 36"
          }
        }
      },
      "ML_VC_SLOT_USE_A": {
        "Offset": 560,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT43_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 43"
          },
          "ML_VC_SLOT42_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 42"
          },
          "ML_VC_SLOT41_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 41"
          },
          "ML_VC_SLOT40_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 40"
          }
        }
      },
      "ML_VC_SLOT_USE_B": {
        "Offset": 564,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT47_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 47"
          },
          "ML_VC_SLOT46_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 46"
          },
          "ML_VC_SLOT45_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 45"
          },
          "ML_VC_SLOT44_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 44"
          }
        }
      },
      "ML_VC_SLOT_USE_C": {
        "Offset": 568,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT51_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 51"
          },
          "ML_VC_SLOT50_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 50"
          },
          "ML_VC_SLOT49_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 49"
          },
          "ML_VC_SLOT48_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 48"
          }
        }
      },
      "ML_VC_SLOT_USE_D": {
        "Offset": 572,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT55_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 55"
          },
          "ML_VC_SLOT54_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 54"
          },
          "ML_VC_SLOT53_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 53"
          },
          "ML_VC_SLOT52_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 52"
          }
        }
      },
      "ML_VC_SLOT_USE_E": {
        "Offset": 576,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT59_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 59"
          },
          "ML_VC_SLOT58_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 58"
          },
          "ML_VC_SLOT57_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 57"
          },
          "ML_VC_SLOT56_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 56"
          }
        }
      },
      "ML_VC_SLOT_USE_F": {
        "Offset": 580,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_SLOT63_VCID": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 63"
          },
          "ML_VC_SLOT62_VCID": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 62"
          },
          "ML_VC_SLOT61_VCID": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 61"
          },
          "ML_VC_SLOT60_VCID": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID on Slot 60"
          }
        }
      },
      "ML_VC_DFRM0_DFRM_VCID0": {
        "Offset": 584,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_DFRM0_VCID": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID going to DFRM"
          }
        }
      },
      "ML_VC_DFRM1_DFRM_VCID0": {
        "Offset": 588,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_VC_DFRM1_VCID": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "VCID going to DFRM"
          }
        }
      }
    },
    "Address": "0x21010000",
    "Size": 2048
  },
  "EDP_LS_SST0": {
    "Register": {
      "ML_FRM0_CTRL": {
        "Offset": 0,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x780007EF",
        "Write Mask": "0x780007EF",
        "Reset Value": "0x50000085",
        "Bits": {
          "ML_FRM0_SDP_SPLITTING_EN_IN_SST": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001"
          },
          "ML_FRM0_HDMI_RX_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If set video data is via HDMI RX instead of DP RX"
          },
          "ML_FRM0_RD_CLK_HARD_RST_N": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold AUD_RD_CLK domain in hard-reset"
          },
          "ML_FRM0_EFM": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, This is the EFM Value used by the deframer"
          },
          "ML_FRM0_FRM_DBG_BUS_SEL": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug bus select as follows:000 - lsx_flag_dbg001 - vif_rd_dbg010 - vif_cnt_dbg011 - vif_flg_dbg100 - dsc_wr_pix_dbg101 - dsc_wr_fill_dbg110 - dsc_ls_pix_dbg."
          },
          "ML_FRM0_LANE_CNT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RWX, This is the number of Lanes active during a session. In MST this should be always set to 4."
          },
          "ML_FRM0_RD_CLK_GATE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This needs to be set when the first MSA comes in, and cleared when there is no video on the link"
          },
          "ML_FRM0_RD_SOFT_RST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This needs to be cleared when the first MSA comes in, and set when there is no video on the link"
          },
          "ML_FRM0_CLK_GATE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Unsetting this bit will disable the ls_clk domain"
          },
          "ML_FRM0_SOFT_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When clk_gate is set, setting this bit will reset the ls_clk domain logic of the entire Deframer."
          }
        }
      },
      "ML_FRM0_MEASUREMENT_CTRL": {
        "Offset": 4,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x030000FF",
        "Write Mask": "0x030000FF",
        "Reset Value": "0x01000040",
        "Bits": {
          "ML_FRM0_USE_VIF_FOR_CLOCK_ADJUSTMENT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 0, uses LS clk signals for clk adjustment. 1, uses VIF output signals for clk adjustment, for example with the pattern generator."
          },
          "ML_FRM0_USE_LINES_FOR_CLOCK_ADJUSTMENT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Unsetting this bit will send out triggers on frame boundaries."
          },
          "ML_FRM0_FRAMES_MOVING_WINDOW_SIZE": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "For Measurement of frame frequency from link symbols"
          }
        }
      },
      "ML_FRM0_MEASURED0": {
        "Offset": 8,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MEASURED_HTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          },
          "ML_FRM0_MEASURED_VTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM0_MEASURED1": {
        "Offset": 12,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MEASURED_HACTIVE": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          },
          "ML_FRM0_MEASURED_VACTIVE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM0_MEASURED2": {
        "Offset": 16,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_LS_CLKS_IN_A_FEW_FRAMES": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM0_MEASURED3": {
        "Offset": 20,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_REG_CLKS_IN_A_FEW_FRAMES": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM0_MEASURED4": {
        "Offset": 24,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_ACTIVE_SYM_PER_LINE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of active symbols per line on the DP Link."
          }
        }
      },
      "ML_FRM0_VBID": {
        "Offset": 28,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000019",
        "Bits": {
          "ML_FRM0_VBID_RESERVED_BIT7": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the RESERVED_BIT7  value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_COMPRESSED_STREAM": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the COMPRESSED_STREAM_FLAG value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_HDCP_SYNC_DETECT": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HDCP_SYNC_DETECT value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_AUD_MUTE": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the AUD_MUTE_FLAG  value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_NOVID": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the NOVID_FLAG     value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_INTERLACE_EN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the INTERLACE_FLAG value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_FIELD_ID": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the FIELD_ID_FLAG  value extracted from the VBID on the DP Link"
          },
          "ML_FRM0_VBID_VBLANK": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the VBLANK_FLAG    value extracted from the VBID on the DP Link"
          }
        }
      },
      "ML_FRM0_MVID0": {
        "Offset": 32,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_RECEIVED_MSA_MVID": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM0_MVID1": {
        "Offset": 36,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0xFF000000",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_RECEIVED_LINE_MVID": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM0_MVID2": {
        "Offset": 40,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_FILTERED_MVID": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM0_NVID": {
        "Offset": 44,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_NVID": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the NVID value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM0_MSA_TOTALS": {
        "Offset": 48,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VTOTAL value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HTOTAL value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM0_MSA_STARTS": {
        "Offset": 52,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HSTART value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM0_MSA_DIMENSIONS": {
        "Offset": 56,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VHEIGHT value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HWIDTH value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM0_MSA_HS_VS": {
        "Offset": 60,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_VS_POL": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VS_POLARITY value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_VS_WID": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VS_WIDTH value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_HS_POL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HS_POLARITY value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HS_WIDTH value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM0_MSA_MISC": {
        "Offset": 64,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM0_MSA_MISC1": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the MISC1                 value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_MISC0": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the MISC0                 value extracted from the MSA on the DP Link"
          },
          "ML_FRM0_MSA_STEREO_VID": {
            "Position": [
              9,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the STEREO_VID            value extracted from MSA field MISC1, bit[2:1]"
          },
          "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the INTERLACE_VTOTAL_EVEN value extracted from MSA field MISC1, bit[  0]"
          },
          "ML_FRM0_MSA_BPC": {
            "Position": [
              5,
              7
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the BPC                   value extracted from MSA field MISC0, bit[7:5]"
          },
          "ML_FRM0_MSA_YCC_COLORIMETRY": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the YCC_COLORIMETRY       value extracted from MSA field MISC0, bit[  4]"
          },
          "ML_FRM0_MSA_DYN_RANGE": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the DYN_RANGE             value extracted from MSA field MISC0, bit[  3]"
          },
          "ML_FRM0_MSA_COMP_FMT": {
            "Position": [
              1,
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the COMP_FMT              value extracted from MSA field MISC0, bit[2:1]"
          },
          "ML_FRM0_MSA_SYNC_CLK_MODE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the SYNC_CLK_MODE         value extracted from MSA field MISC0, bit[  0]"
          }
        }
      },
      "ML_FRM0_ACTUAL_TOTALS": {
        "Offset": 68,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000F0898",
        "Bits": {
          "ML_FRM0_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000898",
            "Comment": "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM0_ACTUAL_STARTS": {
        "Offset": 72,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000C0",
        "Bits": {
          "ML_FRM0_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000C0",
            "Comment": "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM0_ACTUAL_DIMENSIONS": {
        "Offset": 76,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000A0780",
        "Bits": {
          "ML_FRM0_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000780",
            "Comment": "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM0_ACTUAL_HS_VS": {
        "Offset": 80,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x8002802C",
        "Bits": {
          "ML_FRM0_VS_POL": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_VS_WID": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_HS_POL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000002C",
            "Comment": "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM0_ACTUAL_MISC": {
        "Offset": 84,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000037F",
        "Write Mask": "0x0000037F",
        "Reset Value": "0x00000041",
        "Bits": {
          "ML_FRM0_FLUSH_LINES": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of dummy lines to generate for flushing pipeline downstream."
          },
          "ML_FRM0_VTE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VTE           Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_YCC422_MODE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the YCC422_MODE   Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM0_BPC": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the BPC           Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM0_ACTUAL_VIEW_XPAND": {
        "Offset": 88,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF0000",
        "Bits": {
          "ML_FRM0_HORZ_VIEW_XPAND_LAST_PIXEL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "If the user wants to extract a horizontal subsectionof the image, this field specifies the last pixel"
          },
          "ML_FRM0_HORZ_VIEW_XPAND_FIRST_PIXEL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If the user wants to extract a horizontal subsectionof the image, this field specifies the first pixel"
          }
        }
      },
      "ML_FRM0_ACTUAL_VERT_VIEW_XPAND": {
        "Offset": 92,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF0000",
        "Bits": {
          "ML_FRM0_VERT_VIEW_XPAND_LAST_LINE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "If the user wants to extract a vertical subsection of the image, this field specifies the last line"
          },
          "ML_FRM0_VERT_VIEW_XPAND_FIRST_LINE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If the user wants to extract a vertical subsection of the image, this field specifies the first line"
          }
        }
      },
      "ML_FRM0_ACTUAL_DYN_RANGE_CTRL0": {
        "Offset": 96,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM0_MIN_R_CR_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for R/Cr component. The internal logic clips the signal to this value"
          },
          "ML_FRM0_MAX_R_CR_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for R/Cr component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM0_ACTUAL_DYN_RANGE_CTRL1": {
        "Offset": 100,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM0_MIN_G_Y_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for G/Y component. The internal logic clips the signal to this value"
          },
          "ML_FRM0_MAX_G_Y_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for G/Y component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM0_ACTUAL_DYN_RANGE_CTRL2": {
        "Offset": 104,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM0_MIN_B_CB_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for B/Cb component. The internal logic clips the signal to this value"
          },
          "ML_FRM0_MAX_B_CB_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for B/Cb component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM0_VIEWXPAND_CFG": {
        "Offset": 108,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x0003FFFF",
        "Reset Value": "0x00020000",
        "Bits": {
          "ML_FRM0_VIEWXPAND_ALLOW_VERT": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow vert viewexpand (cya, should be ok to leave=1)"
          },
          "ML_FRM0_VIEWXPAND_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable viewxpand (horiz or vert)"
          },
          "ML_FRM0_VIEWXPAND_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hwidth for viewxpand"
          }
        }
      },
      "ML_FRM0_CHANGE_THRESH_CFG": {
        "Offset": 112,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM0_ACTIVE_SYM_CHANGE_THRESH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Threshold for active_sym_per_line change"
          },
          "ML_FRM0_VTOTAL_CHANGE_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Threshold for vtotal change"
          },
          "ML_FRM0_HTOTAL_CHANGE_THRESH": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Threshold for htotal change"
          }
        }
      },
      "ML_FRM0_VIF_PIX_CTRL0": {
        "Offset": 116,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00001208",
        "Bits": {
          "ML_FRM0_HFILL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL for Bezel Correction. The field represents number of pixels of HFILL"
          },
          "ML_FRM0_BLACK_SCREEN_ALWAYS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Allow blank screen always"
          },
          "ML_FRM0_VIF_SINK_RDY_PAUSE_BLANK": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Allow vif_sink_rdy to pause blank pixel generation.  Set to 1 in HDMI2.1 FRL mode."
          },
          "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "component remap control on the video interface, component 2 comes out on pixel interface bits 35:24, by default this is G (Y), which comes internally in section 1"
          },
          "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "component remap control on the video interface, component 1 comes out on pixel interface bits 23:12, by default this is B (Cb), which comes internally in section 0"
          },
          "ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "component remap control on the video interface, component 0 comes out on pixel interface bits 11:0, by default this is R (Cr), which comes internally in section 2"
          },
          "ML_FRM0_VIF_FRAME_START_RD_SOFT_RST_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Assert read soft reset on falling edge of vblank"
          },
          "ML_FRM0_WAIT_FOR_FLUSH_TIL_WR_RST": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "ML_FRM0_VIF_PIX_PER_CLK": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Number of Pixels per clock on the VIF"
          },
          "ML_FRM0_HFILL_ON_RIGHT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL on right for Bezel Correction"
          },
          "ML_FRM0_HFILL_ON_LEFT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL on left for Bezel Correction"
          },
          "ML_FRM0_BLACK_SCREEN_IF_CP_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this bit if HDCP Authentication fails on the Tx."
          }
        }
      },
      "ML_FRM0_PTG0": {
        "Offset": 120,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFF1F",
        "Write Mask": "0xFFFFFF1F",
        "Reset Value": "0x00000006",
        "Bits": {
          "ML_FRM0_PTG_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the blue component for flat color pattern"
          },
          "ML_FRM0_PTG_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the green component for flat color pattern"
          },
          "ML_FRM0_PTG_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the red component for flat color pattern"
          },
          "ML_FRM0_PTG_HIGH_CONTRAST_COLOR_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this will send colors in a non-gradient checkerboard pattern"
          },
          "ML_FRM0_PTG_LOW_CONTRAST": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this will send a gradient checkerboard pattern"
          },
          "ML_FRM0_PTG_PAT_SEL": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "2'd0   :  white frame boundary whith balck background2'd1   :  color ramp2'd2   :  checker-board. Use the other fields to get all the functionality2'd3   :  VESA CTS checker-board. Use the other fields to get all the functionality"
          },
          "ML_FRM0_PTG_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this bit will enable the deframer to send out an internally generated Video pattern"
          }
        }
      },
      "ML_FRM0_PTG1": {
        "Offset": 124,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_PTG_VSTRIP_SIZE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hsize of a checkerboard block"
          },
          "ML_FRM0_PTG_HSTRIP_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hsize of a checkerboard block"
          }
        }
      },
      "ML_FRM0_PIX_CRC0": {
        "Offset": 128,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_CRC1": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 23:12"
          },
          "ML_FRM0_CRC0": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 11:0"
          }
        }
      },
      "ML_FRM0_PIX_CRC1": {
        "Offset": 132,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_CRC_UPDATE_CNT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "4 bit wrap around count for CRC register updateTo be written to DPCD addr 246h"
          },
          "ML_FRM0_CRC2": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 35:24"
          }
        }
      },
      "ML_FRM0_PTG_RFR_CTRL": {
        "Offset": 136,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000003F3",
        "Write Mask": "0x000003F3",
        "Reset Value": "0x00000021",
        "Bits": {
          "ML_FRM0_PTG_FRM_CNT_FOR_RFR_RATE_TRIG": {
            "Position": [
              4,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Update TOTALS/STARTS every N frames during vblank"
          },
          "ML_FRM0_PTG_RFR_RATE_CHNG_EVERY_FRM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Update TOTALS/STARTS every frame during vblank"
          },
          "ML_FRM0_PTG_RFR_RATE_CHNG_TRIGGER_DIS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Disable trigger, update TOTALS/STARTS whenever new value is written"
          }
        }
      },
      "ML_FRM0_MISC_CTRL0": {
        "Offset": 140,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000007F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x0000005C",
        "Bits": {
          "ML_FRM0_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Release rd_soft_rst when psr state 2 is exited"
          },
          "ML_FRM0_RELEASE_SOFT_RST_ON_MSA_RCVD": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release rd_sof_rst when msa is received"
          },
          "ML_FRM0_RST_ON_ENTERING_PSR_STATE2": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset read logic when PSR state 2 is entered"
          },
          "ML_FRM0_DISALLOW_POSEDGE_RST_FOR_SU": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "During Selective update we need to set this registerto disallow phase reset on posedge of vblank"
          },
          "ML_FRM0_RST_ON_END_OF_SU_IN_PSR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Put read logic of framer in soft reset when end ofselective update is received."
          },
          "ML_FRM0_FORCE_SYM_LOCK_FOR_PSR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For standby when symbol lock is not flagged,set this to mask entering back into power down state."
          },
          "ML_FRM0_PSR_SU_SM_IN_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this to reset PSR selective update state machine."
          }
        }
      },
      "ML_FRM0_MISC_CTRL1": {
        "Offset": 144,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000100",
        "Bits": {
          "ML_FRM0_THROTTLE_FLUSH_LN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for flush lines, which is also considered a vblank line"
          },
          "ML_FRM0_THROTTLE_VACTIVE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for vactive lines"
          },
          "ML_FRM0_THROTTLE_VBLANK": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for all vblank lines, not just flush lines"
          },
          "ML_FRM0_THROTTLE_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Top level enable throttling of pixel counter"
          },
          "ML_FRM0_LINE_CNT_IN_ACT_DLY": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line count in active delayed by number of lines"
          },
          "ML_FRM0_FRM_RESYNC_VBLANK_EDGE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select vblank edge for setting vtotal to 0xffff. 0-neg, 1-pos"
          },
          "ML_FRM0_FRM_RESYNC_OFFSET": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When FRM_RESYNC_EN=1, offset to be added to line_cnt for vsync line calculation"
          },
          "ML_FRM0_FRM_RESYNC_VFP_FOLLOW_MODE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FRM_RESYNC_EN=1, make output lines in VFP follow input lines from link"
          },
          "ML_FRM0_CRC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for VIF CRC calculations"
          },
          "ML_FRM0_ADD_ONE_LINE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Add one line for interlace video"
          },
          "ML_FRM0_FRM_RESYNC_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regenerate vsync on line with adaptive sync SDP four use with HDMI ouput VRR"
          },
          "ML_FRM0_USE_VSYNC_FOR_CRC_FRAME": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use redge vsync to detect frame done"
          },
          "ML_FRM0_CLR_CRC_CNT_WHEN_SINK_START_LOW": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST_SINK_START is low then clear the CRC update count."
          },
          "ML_FRM0_TEST_SINK_START": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD 270 bit 1, written by source for resetting CRC"
          },
          "ML_FRM0_SET_VSC_CRC_VALID": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To set that CRC from vsc packet is always valid"
          }
        }
      },
      "ML_FRM0_MISC_CTRL2": {
        "Offset": 148,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_THROTTLE_N": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pixel count is enabled M cycles out of N cycles"
          },
          "ML_FRM0_THROTTLE_M": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pixel count is enabled M cycles out of N cycles"
          }
        }
      },
      "ML_FRM0_BUFFER_CTRL0": {
        "Offset": 152,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x03FFE003",
        "Bits": {
          "ML_FRM0_MAX_RW_PHASE_DIFF": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000003FF",
            "Comment": "Set this to HTOTAL. This is the max difference between buffer read and write phase at write vblank negedge and posedge if enabled."
          },
          "ML_FRM0_PIX_BUFF_UFLOW_SEL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Underflow/almost empty selection for interrupt: 1=uflow, 0=alm_emp"
          },
          "ML_FRM0_PIX_BUFF_OFLOW_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Overflow/almost full selection for interrupt: 1=oflow, 0=alm_full"
          },
          "ML_FRM0_ALLOW_POSEDGE_PHASE_RST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow phase reset logic to re-align on vblank posedge."
          },
          "ML_FRM0_NO_BUBBLES": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this bit in when HDMI TX is connected to allow for no bubbles on the Video interface."
          },
          "ML_FRM0_LINE_END_FLUSH_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled, the FIFO is flushed to the video interface at the arrival of a BS Link Symbol"
          },
          "ML_FRM0_PIX_BUFF_MIN_MAX_MARGIN": {
            "Position": [
              0,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "If the pixel buffer has less than this number of slots filled (or empty), an underflow (or overflow) is triggerred."
          }
        }
      },
      "ML_FRM0_BUFFER_CTRL1": {
        "Offset": 156,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFEFFF",
        "Write Mask": "0xFFFFEFFF",
        "Reset Value": "0x40202020",
        "Bits": {
          "ML_FRM0_PIX_BUFF_DIS_WRAP": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable buffer wrap condition asserting both uflow/oflow"
          },
          "ML_FRM0_PIX_BUFF_FTG_EVENT": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "0: Use negedge vsync to trigger, 1: use posedge hactive"
          },
          "ML_FRM0_PIX_BUFF_FTG_MODE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Modify RDY_THRES to lower level once transmission started."
          },
          "ML_FRM0_PIX_BUFF_FLUSH_THRES": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "If, at the end of the line, only this many pixels are left to be sent on the video if, the Pixel Buffer is flushed regardless of the fill status."
          },
          "ML_FRM0_PIX_BUFF_FTG_LINE_CNT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FTG MODE=1 and EVENT=0, indicates the line to reduce the thresholdCan be used with DSC to skew extra lines to account for decoder line delay0=first line, 1=second, 2=third, 3=fourth"
          },
          "ML_FRM0_ALLOW_NEGEDGE_PHASE_RST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow phase reset logic to re-align on vblank negedge."
          },
          "ML_FRM0_PIX_BUFF_RDY_THRES": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "The Pixel Buffer will retain at least this many pixels at all times (except the end of line) to allow for rate variations on the DP link."
          }
        }
      },
      "ML_FRM0_BUFFER_STATUS": {
        "Offset": 160,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_DBG_RD_PTR": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of pointer (sampled in ls_clk domain."
          },
          "ML_FRM0_DBG_WR_PTR": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of pointer (sampled in ls_clk domain."
          }
        }
      },
      "ML_FRM0_BUFFER_CTRL3": {
        "Offset": 164,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "ML_FRM0_PHASE_PIX_CNT_MIN_MARGIN": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum arbitrary margin for pixel count in phase difference calculation"
          },
          "ML_FRM0_PHASE_PIX_CNT_MAX_MARGIN": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Maximum arbitrary margin for pixel count in phase difference calculation"
          }
        }
      },
      "ML_FRM0_BUFFER_CTRL4": {
        "Offset": 168,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFF7F3F",
        "Write Mask": "0xFFFF7F3F",
        "Reset Value": "0x00003F00",
        "Bits": {
          "ML_FRM0_PIX_HCNT_AT_PHASE_RST": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal pixel count to start at after MAX_RW_PHASE_DIFF is hit.  Set to 0 for DP output and PIX_BUFF_RDY_THRES for HDMI output."
          },
          "ML_FRM0_FORCE_CNT_SET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force cnt_set on negative edge of vblank"
          },
          "ML_FRM0_PIX_BUFF_PTR_LIMIT_HI": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "Maximum buffer pointer address (upper 6-bits).  Set to (hactive/2)>>5 for resolutions>2k."
          },
          "ML_FRM0_PIX_BUFF_PTR_LIMIT_LO": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum buffer pointer address (upper 6-bits).  Recommend not to change from default of 0."
          }
        }
      },
      "ML_FRM0_BUFFER_CTRL5": {
        "Offset": 172,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00410000",
        "Bits": {
          "ML_FRM0_RESYNC_VFP_DLY": {
            "Position": [
              17,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Set to htotal/4 to ensure adaptive sync packet can account for buffer delay in active and generate output vsync on proper line.  Only used when FRM_RESYNC_EN=1."
          },
          "ML_FRM0_IGNORE_SINK_RDY_ON_EOL": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Sink rdy will be ignored on the end of line. In certain use cases, if sink rdy goes low on last pixel, buffer will stop working."
          },
          "ML_FRM0_PIX_VCNT_AT_PHASE_RST": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical line count to start at after MAX_RW_PHASE_DIFF is hit.  Set to VSTART for DP output, VSTART for HDMI output, and 0 for HDMI freesync output."
          }
        }
      },
      "ML_FRM0_MSA_CHANGE_CTRL0": {
        "Offset": 176,
        "Description": "MSA-changed per-field enable mask for 'MSA changed' interrupt.  Accessed on ls_clk domain.  Reserved fields are not included.",
        "Read Mask": "0x0F1FFFFF",
        "Write Mask": "0x0F1FFFFF",
        "Reset Value": "0x01003FFF",
        "Bits": {
          "ML_FRM0_MSA_CHANGE_REPEAT_CNT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When an MSA change is detected, send a 'FRMx_MSA_UPDATE interrupt' for this many more received MSA's, even if there is no change."
          },
          "ML_FRM0_MSA_STEREO_VID_CHANGE_MASK_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: STEREO_VID of MISC1 (bits[342:341])"
          },
          "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: INTERLACE_VTOTAL_EVEN of MISC1 (bit[340])"
          },
          "ML_FRM0_MSA_BPC_CHANGE_MASK_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: BPC of MISC0 (bits[337:335])"
          },
          "ML_FRM0_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: VCC_COLORIMETRY of MISC0 (bit[334])"
          },
          "ML_FRM0_MSA_DYN_RANGE_CHANGE_MASK_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: DYN_RANGE of MISC0 (bit[333])"
          },
          "ML_FRM0_MSA_COMP_FMT_CHANGE_MASK_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: COMP_FMT of MISC0 (bits[332:331])"
          },
          "ML_FRM0_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: SYNC_CLK_MODE of MISC0 (bit[330])"
          },
          "ML_FRM0_MSA_MISC1_CHANGE_MASK_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: MISC1 (bits[347:340])"
          },
          "ML_FRM0_MSA_MISC0_CHANGE_MASK_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: MISC0 (bits[337:330])"
          },
          "ML_FRM0_MSA_NVID_CHANGE_MASK_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: NVID (bits[307:300],bits[317:310],bits[327:320])"
          },
          "ML_FRM0_MSA_VHEIGHT_CHANGE_MASK_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VHEIGHT (bits[237:230],bits[247:240])"
          },
          "ML_FRM0_MSA_HWIDTH_CHANGE_MASK_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HWIDTH (bits[217:210],bits[227:220])"
          },
          "ML_FRM0_MSA_VS_WID_CHANGE_MASK_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VS_WID (bits[166:160],bits[177:170])"
          },
          "ML_FRM0_MSA_VS_POL_CHANGE_MASK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VS_POL (bit[167])"
          },
          "ML_FRM0_MSA_VSTART_CHANGE_MASK_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VSTART (bits[147:140],bits[157:150])"
          },
          "ML_FRM0_MSA_HSTART_CHANGE_MASK_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HSTART (bits[127:120],bits[137:130])"
          },
          "ML_FRM0_MSA_HS_WID_CHANGE_MASK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HS_WID (bits[76:70],bits[87:80])"
          },
          "ML_FRM0_MSA_HS_POL_CHANGE_MASK_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HS_POL (bit[77])"
          },
          "ML_FRM0_MSA_VTOTAL_CHANGE_MASK_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VTOTAL (bits[57:50],bits[67:60])"
          },
          "ML_FRM0_MSA_HTOTAL_CHANGE_MASK_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HTOTAL (bits[37:30],bits[47:40])"
          },
          "ML_FRM0_MSA_MVID_CHANGE_MASK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA fields: MVID (bits?]"
          }
        }
      },
      "ML_FRM0_MSA_CHANGE_CTRL1": {
        "Offset": 180,
        "Description": "MSA Change control.  Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000100",
        "Bits": {
          "ML_FRM0_MSA_MVID_CHANGE_THRESH": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000100",
            "Comment": "Any change in 24-bit MVID received in MSA will be compared to this value.  Changes greater than this amount (+/-) will trigger a 'FRMx_MSA_MVID_CHANGE interrupt', and also contribute to 'FRMx_MSA_CHANGE interrupt' if MSA_MVID_CHANGE_MASK_EN is set"
          }
        }
      },
      "ML_FRM0_MSA_CHANGE_STATUS": {
        "Offset": 184,
        "Description": "MSA-changed per-field status.  Accessed on ls_clk domain.  Reading this register causes a clear event.  Only fields enabled in MSA_CHANGE_MASK will set bits in this register",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MSA_STEREO_VID_CHANGED": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STEREO_VID field of MISC1 changed"
          },
          "ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGED": {
            "Position": [
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "INTERLACE_VTOTAL_EVEN field of MISC1 changed"
          },
          "ML_FRM0_MSA_BPC_CHANGED": {
            "Position": [
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "BPC field of MISC0 changed"
          },
          "ML_FRM0_MSA_YCC_COLORIMETRY_CHANGED": {
            "Position": [
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VCC_COLORIMETRY field of MISC0 changed"
          },
          "ML_FRM0_MSA_DYN_RANGE_CHANGED": {
            "Position": [
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DYN_RANGE field of MISC0 changed"
          },
          "ML_FRM0_MSA_COMP_FMT_CHANGED": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "COMP_FMT field of MISC0 changed"
          },
          "ML_FRM0_MSA_SYNC_CLK_MODE_CHANGED": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SYNC_CLK_MODE field of MISC0 changed"
          },
          "ML_FRM0_MSA_MISC1_CHANGED": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MISC1 changed"
          },
          "ML_FRM0_MSA_MISC0_CHANGED": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MISC0 changed"
          },
          "ML_FRM0_MSA_NVID_CHANGED": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "NVID changed"
          },
          "ML_FRM0_MSA_VHEIGHT_CHANGED": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VHEIGHT changed"
          },
          "ML_FRM0_MSA_HWIDTH_CHANGED": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HWIDTH changed"
          },
          "ML_FRM0_MSA_VS_WID_CHANGED": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VS_WID changed"
          },
          "ML_FRM0_MSA_VS_POL_CHANGED": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VS_POL changed"
          },
          "ML_FRM0_MSA_VSTART_CHANGED": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSTART changed"
          },
          "ML_FRM0_MSA_HSTART_CHANGED": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HSTART changed"
          },
          "ML_FRM0_MSA_HS_WID_CHANGED": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HS_WID changed"
          },
          "ML_FRM0_MSA_HS_POL_CHANGED": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HS_POL changed"
          },
          "ML_FRM0_MSA_VTOTAL_CHANGED": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VTOTAL changed"
          },
          "ML_FRM0_MSA_HTOTAL_CHANGED": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HTOTAL changed"
          },
          "ML_FRM0_MSA_MVID_CHANGED": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "NVID changed"
          }
        }
      },
      "ML_FRM0_COMP_RX_CTRL0": {
        "Offset": 192,
        "Description": "Control for receiving compressed symbols over main link.",
        "Read Mask": "0xFFFF0FFF",
        "Write Mask": "0xFFFF0FFF",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM0_COMP_RX_CHUNK_SIZE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculated chunk size in number of pixels"
          },
          "ML_FRM0_COMP_RX_LANE_FILL": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of lanes with fill at end of each chunk"
          },
          "ML_FRM0_COMP_RX_CRC_CHUNK": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculate CRC with padding (if needed) at end of each chunk"
          },
          "ML_FRM0_COMP_RX_16BIT_CRC": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculate CRC based on 16bit (2 symbols) received data"
          },
          "ML_FRM0_COMP_RX_NUM_SLICE": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Number of slices of compressed symbols per line"
          },
          "ML_FRM0_COMP_RX_BYTES_FILL": {
            "Position": [
              2,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of bytes of padding needed to bound at 48 bits"
          },
          "ML_FRM0_COMP_RX_ADD_PIX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Need to add pixel to actual hwidth for padding"
          },
          "ML_FRM0_COMP_RX_FRAME_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Receiving compressed symbols on main link"
          }
        }
      },
      "ML_FRM0_COMP_RX_STATUS": {
        "Offset": 196,
        "Description": "Status for chunk_size error in compressed symbols over main link.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_COMP_RX_CHUNK_SIZE_ERR_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Pix_cnt at time of chunk_size error"
          }
        }
      },
      "ML_FRM0_LINK_PWR_DN_CTRL": {
        "Offset": 200,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x00001000",
        "Write Mask": "0x00001000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HW state machine to auto reset FRM on loss of symbol lock"
          }
        }
      },
      "ML_FRM0_FRM_PWR_UP_CTRL": {
        "Offset": 208,
        "Description": "Framer power up controls.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_RELEASE_RESET_ON_PSR_PWR_UP": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release reset before symbol lock or vid_rdy"
          },
          "ML_FRM0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
          }
        }
      },
      "ML_FRM0_BS_MASK_CTRL1": {
        "Offset": 216,
        "Description": "BS mask configuration.",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ML_FRM0_BS_COUNT_FOR_STABLE_BS_AGE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Configure BS age after reaching a Stable state"
          },
          "ML_FRM0_INVALID_BS_MASK_ENABLE_WO_ERR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BS symbols regardless of symbole error"
          },
          "ML_FRM0_INVALID_BS_MASK_ENABLE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BS symbols"
          },
          "ML_FRM0_USE_CONFIG_BS_AGE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured BS age to filter BS symbols"
          },
          "ML_FRM0_RST_BS_FILT_SM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FW reset of BS filtering state machine"
          }
        }
      },
      "ML_FRM0_BS_MASK_CTRL2": {
        "Offset": 220,
        "Description": "BS mask configuration",
        "Read Mask": "0x01FF01FF",
        "Write Mask": "0x01FF01FF",
        "Reset Value": "0x00140014",
        "Bits": {
          "ML_FRM0_EARLY_BS_THRESH": {
            "Position": [
              16,
              24
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect early BS symbol"
          },
          "ML_FRM0_LATE_BS_THRESH": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect late BS symbol"
          }
        }
      },
      "ML_FRM0_BS_MASK_CTRL3": {
        "Offset": 224,
        "Description": "BS mask configuration",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_BS_AGE_DURING_VIDEO": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BS age when video is being received"
          },
          "ML_FRM0_BS_AGE_DURING_IDLE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BS age during no video"
          }
        }
      },
      "ML_FRM0_BS_STATUS": {
        "Offset": 228,
        "Description": "BS status register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MEASURED_BS_AGE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured BS age"
          }
        }
      },
      "ML_FRM0_BE_MASK_CTRL1": {
        "Offset": 232,
        "Description": "BE mask register",
        "Read Mask": "0xFFFF01FF",
        "Write Mask": "0xFFFF01FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ML_FRM0_HTOTAL_IN_CLK_CYCLES": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal total in cycles instead of pixels"
          },
          "ML_FRM0_USE_CONFIG_LINE_WIDTH": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured line width instead of measured"
          },
          "ML_FRM0_BE_COUNT_FOR_STABLE_BE_AGE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "BE count to achieve stable state"
          },
          "ML_FRM0_INVALID_BE_MASK_ENABLE_WO_ERR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BE regardless of symbol error"
          },
          "ML_FRM0_INVALID_BE_MASK_ENABLE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BE"
          },
          "ML_FRM0_USE_CONFIG_BE_AGE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured BE age for filtering BE"
          },
          "ML_FRM0_RST_BE_FILT_SM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset BE filtering state machine"
          }
        }
      },
      "ML_FRM0_BE_MASK_CTRL2": {
        "Offset": 236,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x01FF01FF",
        "Write Mask": "0x01FF01FF",
        "Reset Value": "0x00140014",
        "Bits": {
          "ML_FRM0_EARLY_BE_THRESH": {
            "Position": [
              16,
              24
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect early BE symbol"
          },
          "ML_FRM0_LATE_BE_THRESH": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect late BE symbol"
          }
        }
      },
      "ML_FRM0_BE_MASK_CTRL3": {
        "Offset": 240,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_BE_AGE_DURING_VBLANK": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BE age during VBLANK"
          },
          "ML_FRM0_BE_AGE_DURING_ACTIVE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BE age during video"
          }
        }
      },
      "ML_FRM0_BE_STATUS": {
        "Offset": 244,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_MEASURED_BE_AGE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured BE age"
          }
        }
      },
      "ML_FRM0_FEC_CTRL": {
        "Offset": 248,
        "Description": "Control for FEC",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_USE_FEC_RDY_2_MASK_PH_PM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, use FEC ready to mask PH and PM characters. If 0, use FEC enable to mask PH and PM characters."
          }
        }
      },
      "ML_FRM0_RBIF_CTRL": {
        "Offset": 252,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM0_LS_SST_RBIF_FORCE_CLK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force SST ls_clk register bus clock enable.  Only for backup in case register events are broken."
          }
        }
      },
      "AUD_LSCLK0_ECC_CONTROL": {
        "Offset": 512,
        "Description": "DP RX ECC Control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFBFFFFFF",
        "Write Mask": "0xFBFFFFFF",
        "Reset Value": "0x21004000",
        "Bits": {
          "AUD_LSCLK0_RELEASE_RESET_ON_PSR_PWR_UP": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release reset before symbol lock or vid_rdy"
          },
          "AUD_LSCLK0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
          },
          "AUD_LSCLK0_ALLOW_CTL_FIFO_RST_IN_HW": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "For PSR, we need to reset ctl_fifo in HW."
          },
          "AUD_LSCLK0_CLR_ECC_CORR_ERROR_CNT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear ECC correctable error counter"
          },
          "AUD_LSCLK0_CLR_ECC_FAIL_ERROR_CNT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear ECC fail error counter"
          },
          "AUD_LSCLK0_CORR_ECC_ERROR_THRESH": {
            "Position": [
              18,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Correctable ECC error threshold"
          },
          "AUD_LSCLK0_CORR_ECC_ERROR_DETECT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable ECC logic to generate correctableinterrupt when error count is greater than error_thresh"
          },
          "AUD_LSCLK0_TEST_DE_NIBBLE_DEBUG": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "De-interleaving debug enable"
          },
          "AUD_LSCLK0_ECC_FAIL_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "ECC failure threshold"
          },
          "AUD_LSCLK0_ECC_TEST_SEL": {
            "Position": [
              2,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ECC test bus selection"
          },
          "AUD_LSCLK0_ECC_FAIL_DETECT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable ECC logic to generate failure ifof failure is greater than fail_thresh"
          },
          "AUD_LSCLK0_BYPASS_RSDEC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bypass ECC check logic"
          }
        }
      },
      "AUD_LSCLK0_ECC_ERR_CNT": {
        "Offset": 516,
        "Description": "DP RX ECC Fail count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_CORR_ECC_ERR_CNT": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Correctable ECC error count"
          },
          "AUD_LSCLK0_ECC_FAIL_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "ECC failure count"
          }
        }
      },
      "AUD_LSCLK0_MN_CONTROL_A": {
        "Offset": 520,
        "Description": "Audio MN control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x03FFFFFF",
        "Write Mask": "0x03FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_MAUD_LSB_UPDATE_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: disable maud lsb update: enable maud lsb update"
          },
          "AUD_LSCLK0_MAUD_CARRY_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Maud carry enable"
          },
          "AUD_LSCLK0_MAUD_CARRY_THRESHOLD": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK0_NAUD_INT_THRESHOLD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK0_MAUD_INT_THRESHOLD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUD_LSCLK0_CONTROL_RSVD": {
        "Offset": 528,
        "Description": "Audio reserved. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_RSVD": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for ECO"
          }
        }
      },
      "AUD_LSCLK0_AUDIO_EN": {
        "Offset": 536,
        "Description": "Audio enables. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000000BD",
        "Write Mask": "0x000000BD",
        "Reset Value": "0x000000B4",
        "Bits": {
          "AUD_LSCLK0_EXTEND_VSC_HDR_FOR_B2B_PKT": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "vsc header detection signal elongated for back to back packets"
          },
          "AUD_LSCLK0_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Generate hard_rst_n on falling edge of symbol lock"
          },
          "AUD_LSCLK0_VSC_PSR_SM_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "To enable the statemachine which generatestrobe for 16 byte write to interface signals"
          },
          "AUD_LSCLK0_DPRX_AUDIO_CLK_GATE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In firmware set this to what DPRX_AUDIO_EN is set to"
          },
          "AUD_LSCLK0_SPLITTING_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DP 1.2 splitting of audio enable"
          },
          "AUD_LSCLK0_DPRX_AUDIO_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the dprx_audio module"
          }
        }
      },
      "AUD_LSCLK0_MAUD_VALUE": {
        "Offset": 540,
        "Description": "Audio maud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_VAL_MAUD": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Maud value"
          }
        }
      },
      "AUD_LSCLK0_NAUD_VALUE": {
        "Offset": 544,
        "Description": "Audio naud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_VAL_NAUD": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Naud value"
          }
        }
      },
      "AUD_LSCLK0_INFO_MISC_FIFO_CFG": {
        "Offset": 564,
        "Description": "Info and misc packet fifo config. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00001BFF",
        "Write Mask": "0x00001BFF",
        "Reset Value": "0x00000A90",
        "Bits": {
          "AUD_LSCLK0_STORE_NTSC_VBI_PKT": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK0_INFO_FIFO_OVERWRITE_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001"
          },
          "AUD_LSCLK0_STORE_DYN_RANGE_PKT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When set it will store dynamic range infoframe pkt"
          },
          "AUD_LSCLK0_INFO_FIFO_WR_LOCK": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow overwriting of info_fifo when full= allow overwriting of info_fifo when full"
          },
          "AUD_LSCLK0_INFO_FIFO_RD_ACCESS_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Read to the info rmsf fifo enabled"
          },
          "AUD_LSCLK0_INFO_FIFO_WR_ACCESS_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to the info rmsf fifo enabled"
          },
          "AUD_LSCLK0_STORE_MS_PKT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store mpeg source info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK0_STORE_AUDIO_PKT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "when set it will store audio info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK0_STORE_SPD_PKT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store source product info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK0_STORE_AVI_PKT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store Auxiliary Video info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK0_STORE_VS_PKT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store vendor specific packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK0_INFO_FIFO_CLR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "clear to rmsf fifo for info packets"
          }
        }
      },
      "AUD_LSCLK0_INFO_FIFO_DATA": {
        "Offset": 568,
        "Description": "Audio infoframe fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_INFO_FIFO_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio infoframe fifo data"
          }
        }
      },
      "AUD_LSCLK0_ACM_PKT_DATA": {
        "Offset": 572,
        "Description": "Audio copy management pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain .",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_ACM_AUDIO_TRANS": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio Transaction"
          },
          "AUD_LSCLK0_ACM_COPY_NUM": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy number"
          },
          "AUD_LSCLK0_ACM_COPY_PERM": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy permission"
          },
          "AUD_LSCLK0_ACM_AUDIO_QUALITY": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy management audio quality"
          }
        }
      },
      "AUD_LSCLK0_VSC_PKT_DATA": {
        "Offset": 576,
        "Description": "Video stream configuration pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_CONTENT_TYPE_FROM_VSC_PKT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 18"
          },
          "AUD_LSCLK0_DYNAMIC_RANGE_FROM_VSC_PKT": {
            "Position": [
              19,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 17 bits [7:3]"
          },
          "AUD_LSCLK0_BPC_FROM_VSC_PKT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 17 bits [2:0]"
          },
          "AUD_LSCLK0_PIXEL_ENCODING_FROM_VSC_PKT": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 16"
          },
          "AUD_LSCLK0_VSC_PKT_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC pkt for 3D stereo signaling when MSA pktfield bits 2:1 is set to 2'b00"
          }
        }
      },
      "AUD_LSCLK0_EXT_FIFO_DATA": {
        "Offset": 592,
        "Description": "Audio Extension fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_EXT_FIFO_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio extension fifo data"
          }
        }
      },
      "AUD_LSCLK0_EXT_FIFO_CTRL": {
        "Offset": 596,
        "Description": "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x01111FFF",
        "Write Mask": "0x01111FFF",
        "Reset Value": "0x00000202",
        "Bits": {
          "AUD_LSCLK0_EXT_FIFO_HDMI_USER_PROG_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK0_EXT_FIFO_HDMI_GMD_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches HDMI GMD packet"
          },
          "AUD_LSCLK0_EXT_FIFO_HDMI_ACP_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches HDMI ACP packet"
          },
          "AUD_LSCLK0_USER_PROG_HDR_BYTE": {
            "Position": [
              5,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "When EXT_FIFO_USER_PROG_EN is set incoming hdr byte 1 will be with this register to save data in extensiond fifo"
          },
          "AUD_LSCLK0_EXT_FIFO_USER_PROG_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches the USER_PROG_HDR_BYTE"
          },
          "AUD_LSCLK0_EXT_FIFO_WR_LOCK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
          },
          "AUD_LSCLK0_EXT_FIFO_CLR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "clear to rmsf fifo for extension packets"
          },
          "AUD_LSCLK0_EXT_FIFO_RD_ACCESS_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Read to the extension rmsf fifo enabled"
          },
          "AUD_LSCLK0_EXT_FIFO_WR_ACCESS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to the extension rmsf fifo enabled"
          }
        }
      },
      "AUD_LSCLK0_AUDIO_ID_VIA_INFOFRAM": {
        "Offset": 608,
        "Description": "Audio stream identification via infoframe. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x001F1F7F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_ASP_FORMAT_EXT_INFO": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Format extension information"
          },
          "AUD_LSCLK0_ASP_SMPL_SIZE_INFO": {
            "Position": [
              11,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data word size, that is 16, 20 or 24bits"
          },
          "AUD_LSCLK0_ASP_FREQ_INFO": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio frequency"
          },
          "AUD_LSCLK0_ASP_CH_CNT_INFO": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio channel count"
          },
          "AUD_LSCLK0_ASP_FORMAT_INFO": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio format such a lpcm etc."
          }
        }
      },
      "AUD_LSCLK0_SYMBOL_NIBBLE_SWAP_CONFIG": {
        "Offset": 612,
        "Description": "Symbol, nibble swapping configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_FLIP_SYMBOL_ORDER": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "flip symbol order"
          },
          "AUD_LSCLK0_FLIP_POLARITY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "flip polarity"
          },
          "AUD_LSCLK0_FLIP_BIT_ORDER": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flip bit order"
          }
        }
      },
      "AUD_LSCLK0_RESET_CTRL": {
        "Offset": 664,
        "Description": "hard reset to all the flops in dp_rx_audio",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000003",
        "Bits": {
          "AUD_LSCLK0_CTL_FIFO_SOFT_RST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "soft reset to control fifo"
          },
          "AUD_LSCLK0_LS_CLK_HARD_RST_N": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold LS_CLK domain in hard-reset."
          },
          "AUD_LSCLK0_RD_CLK_HARD_RST_N": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold AUD_RD_CLK domain in hard-reset."
          }
        }
      },
      "AUD_LSCLK0_CTRL_FIFO_STATUS": {
        "Offset": 668,
        "Description": "CTRL fifo status. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_CTL_FIFO_SM": {
            "Position": [
              0,
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Back pressure state machine state"
          }
        }
      },
      "AUD_LSCLK0_CTL_FIFO_PKT_CNT": {
        "Offset": 672,
        "Description": "Packet count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FF",
        "Bits": {
          "AUD_LSCLK0_CTL_FIFO_PKT_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "How many packets have been read from ctl_fifo"
          }
        }
      },
      "AUD_LSCLK0_ECC_ERR_CLR": {
        "Offset": 676,
        "Description": "Clear ECC error count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_CLR_ECC_FAIL_ON_PKT_CNT_MAX": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear fail count when pkt count reaches max value"
          },
          "AUD_LSCLK0_CLR_ECC_CORR_ON_PKT_CNT_MAX": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear correctable count when pkt count reaches max value"
          },
          "AUD_LSCLK0_CLR_ECC_FAIL_ON_ERR_FLAG": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear fail ECC error count"
          },
          "AUD_LSCLK0_CLR_ECC_CORR_ON_ERR_FLAG": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear Correctable ECC error count"
          }
        }
      },
      "AUD_LSCLK0_VSC_EXT_FIFO_CTRL": {
        "Offset": 684,
        "Description": "VSC EXT fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000008",
        "Write Mask": "0x00000008",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_VSC_EXT_FIFO_WR_LOCK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
          }
        }
      },
      "AUD_LSCLK0_FRM_ADP_SYNC_CFG": {
        "Offset": 688,
        "Description": "Frame Resync Configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00012200",
        "Bits": {
          "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE3": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HDR byte 3, Number of valid date bytes"
          },
          "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "HDR byte 2, revision number"
          },
          "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000022",
            "Comment": "HDR byte 1, SDP type"
          },
          "AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HDR byte 0, Packet ID for the stream"
          }
        }
      },
      "AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTES_0_3": {
        "Offset": 692,
        "Description": "Frame Adaptive Sync data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_MSB": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 2 of Frame Adaptive Sync SDP"
          },
          "AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_LSB": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 1 of Frame Adaptive Sync SDP"
          },
          "AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 0 of Frame Adaptive Sync SDP"
          }
        }
      },
      "AUD_LSCLK0_EXT_FIFO_CTRL2": {
        "Offset": 696,
        "Description": "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x000003E5",
        "Bits": {
          "AUD_LSCLK0_EXT_FIFO_BYTES_TO_STORE": {
            "Position": [
              3,
              9
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "bytes to be written to FIFO before stopping writes"
          },
          "AUD_LSCLK0_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Set to allow writing when FIFO is empty even if read done is not set"
          },
          "AUD_LSCLK0_EXT_FIFO_PKT_READ_DONE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set so that next packet could be allowed to be written"
          },
          "AUD_LSCLK0_EXT_FIFO_ONLY_WR_ONE_PKT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allows write of only one packet"
          }
        }
      },
      "AUD_LSCLK0_SDP_EXTRACTION_CTRL": {
        "Offset": 700,
        "Description": "SDP Controls. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_RST_ADP_SYNC_DAT_LATCH_SM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset statemachine to capture data in Adaptive Sync SDP"
          },
          "AUD_LSCLK0_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUD_LSCLK0_SPARE0": {
        "Offset": 704,
        "Description": "Spare RW registers.  Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK0_SPARE0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO. bit [0] is used as DEC_EOC_DLY_MODE for dec_dsc ECO"
          }
        }
      },
      "DEC0_CTRL": {
        "Offset": 768,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFF1F",
        "Write Mask": "0xFFFFFF1F",
        "Reset Value": "0x98000012",
        "Bits": {
          "DEC0_CLK_GATE": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock enable"
          },
          "DEC0_SOFT_RESET": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft reset"
          },
          "DEC0_ENABLE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Block enable"
          },
          "DEC0_LINE_CNT_IN_ACTIVE_BYP": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass line count in active direct from lsclk domain. Otherwise regenerate."
          },
          "DEC0_RESYNC_ON_LINE_CNT_IN_ACT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When vif line count in active transition is misplaced, resync"
          },
          "DEC0_IGNORE_VBID_COMP_STREAM": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Enable DSC on ENABLE and on VBID compressed stream flag- Enable DSC on ENABLE only."
          },
          "DEC0_STRICT_LINE_START": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Generate decoder frame and lines based on received line starts (DP). 1 - Generate decoder frame and lines based on frame dimension counters (HDMI)."
          },
          "DEC0_IGNORE_SDP": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sdp configuration for all fields"
          },
          "DEC0_EXTRA_DEC_DELAY": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Extra decoder delay added to initial decoder delay in pixel times."
          },
          "DEC0_EXTRA_LINE_DLY": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Additional lines to delay decoder on top of 1 line- 1 line delay- 2 lines delay- 3 lines delay- 4 lines delay"
          },
          "DEC0_SYMBOL_EOC_FILL": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When SYMBOLS_PACKED is set, the number of fill bytes that should be discarded"
          },
          "DEC0_SYMBOLS_PACKED": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Symbols from multiple chunks packed in same symbol"
          },
          "DEC0_SYM_DROP_ON_EOC_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Drop symbol if 4 lane dprx in which 2 dummy pixels were needed in lanes 2 and 3. This the condition where at the beginning of each chunk n > 0, a whole 48 bits of 0s needs to be ignored."
          },
          "DEC0_USE_RESYNC_VTOTAL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use the vtotal from frame resync logic instead of local version"
          },
          "DEC0_CORE1_CLK_GATE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock enable for decoder core1"
          },
          "DEC0_IGNORE_SYM_RD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sym_rd backpressure mechanism. Writes to full fifo will cause overflow."
          },
          "DEC0_MAINTAIN_LBUF_FULLNESS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Linebuffer at beginning of line will be maintained by delaying pixel outputnew pixels generated. Disabled in strict timing mode."
          },
          "DEC0_MEM_RETN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Decoder memory RETN pin"
          },
          "DEC0_USE_STREAM_HSYNC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use symbol stream HSYNC for error robustness.- Don't use symbol stream HSYNC- Use stream HSYNC to reset chunk counters. More robust chunk counting. If the pixelis very delayed, it could corrupt rate buffer because input is stalled withto video interface"
          }
        }
      },
      "DEC0_STAT": {
        "Offset": 772,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_PHASE_RESYNC": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase reset occurred in strict timing mode"
          },
          "DEC0_LBUF_UNDERFLOW_7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 3"
          },
          "DEC0_LBUF_UNDERFLOW_6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 2"
          },
          "DEC0_LBUF_UNDERFLOW_5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 1"
          },
          "DEC0_LBUF_UNDERFLOW_4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 0"
          },
          "DEC0_LBUF_UNDERFLOW_3": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 3"
          },
          "DEC0_LBUF_UNDERFLOW_2": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 2"
          },
          "DEC0_LBUF_UNDERFLOW_1": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 1"
          },
          "DEC0_LBUF_UNDERFLOW_0": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 0"
          },
          "DEC0_BITBUF_UNDERFLOW_7": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 3"
          },
          "DEC0_BITBUF_UNDERFLOW_6": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 2"
          },
          "DEC0_BITBUF_UNDERFLOW_5": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 1"
          },
          "DEC0_BITBUF_UNDERFLOW_4": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 0"
          },
          "DEC0_BITBUF_UNDERFLOW_3": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 3"
          },
          "DEC0_BITBUF_UNDERFLOW_2": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 2"
          },
          "DEC0_BITBUF_UNDERFLOW_1": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 1"
          },
          "DEC0_BITBUF_UNDERFLOW_0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 0"
          },
          "DEC0_BITBUF_OVERFLOW_7": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 3"
          },
          "DEC0_BITBUF_OVERFLOW_6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 2"
          },
          "DEC0_BITBUF_OVERFLOW_5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 1"
          },
          "DEC0_BITBUF_OVERFLOW_4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 0"
          },
          "DEC0_BITBUF_OVERFLOW_3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 3"
          },
          "DEC0_BITBUF_OVERFLOW_2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 2"
          },
          "DEC0_BITBUF_OVERFLOW_1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 1"
          },
          "DEC0_BITBUF_OVERFLOW_0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 0"
          }
        }
      },
      "DEC0_PPS0": {
        "Offset": 776,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_DSC_VERSION_MAJOR": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the major version of DSC. It shall be equal to 1 for encoders that implement this specification."
          },
          "DEC0_DSC_VERSION_MINOR": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the minor version of DSC. It shall be equal to 0 for encoders that implement this specification."
          },
          "DEC0_PPS_IDENTIFIER": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is an application-specific identifier that can be used to differentiate between different PPS tables. If the application specification does not specify an application-specific means of PPS transmission (see section 0), this value shall be equal to 0."
          },
          "DEC0_BITS_PER_COMPONENT": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value indicates the number of bits per component for the original pixels of the encoded picture. It shall be equal to 8, 10, or 12."
          },
          "DEC0_LINEBUF_DEPTH": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the line buffer bit depth used to generate the stream. If the bit depth of a component (after color-space conversion, see section 10.1) is greater than this value, the line storage rounds the reconstructed values to this number of bits. It shall be in the range of 8 to 13, inclusive."
          }
        }
      },
      "DEC0_PPS1": {
        "Offset": 780,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x3FFFFFFF",
        "Write Mask": "0x3FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_BLOCK_PRED_ENABLE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag indicates that the decoder needs to select between block prediction and MMAP using the method described in section 10.4.4.1. If it is set to 0, no BP is used to code the picture."
          },
          "DEC0_CONVERT_RGB": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag indicates whether the compressed stream encodes RGB that was converted to YCoCg. If it is set to 0, the color space is assumed to be YCbCr. If it is set to 1, the decoder performs a color space conversion from YCoCg to RGB."
          },
          "DEC0_SIMPLE_422": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Indicates whether reconstructed pixels should be 4:2:2 format created by dropping samples using the method described in Annex B. simple_422 shall be 0 if either native_420 or native_422 is equal to 1.0 = Decoder does not drop samples to reconstruct 4:2:2 pixels= Decoder drops samples to reconstruct 4:2:2 pixels"
          },
          "DEC0_VBR_ENABLE": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag enables on/off VBR mode if it is supported by the decoder and the transport (see section 7.7.2)."
          },
          "DEC0_BITS_PER_PIXEL": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits/pixel (bpp) rate that was used by the encoder in steps of 1/16 of a bit per pixel. Only values greater than or equal to 6 bpp are allowed. If vbr_enable is set to 0, this value must be less than or equal to the sustained rate that would apply if MPP were always selected, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]."
          },
          "DEC0_PIC_HEIGHT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the size of the picture in terms of pixels, where pic_height specifies the number of rows of pixels in the raster. Although not required, it is suggested that pic_width be close to integer multiples of slice_width."
          }
        }
      },
      "DEC0_PPS2": {
        "Offset": 784,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_PIC_WIDTH": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the size of the picture in terms of pixels, where pic_width specifies the number of columns of pixels in the raster. Although not required, it is suggested that pic_height be close to integer multiples of slice_height."
          },
          "DEC0_SLICE_HEIGHT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_height is not evenly divisible by the slice_height, the bottom row of pixels is replicated to pad the bottom-most slice(s) to be the same height as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
          }
        }
      },
      "DEC0_PPS3": {
        "Offset": 788,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_SLICE_WIDTH": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_width is not evenly divisible by the slice_width, the rightmost column of pixels is replicated to pad the rightmost slices to be the same width as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
          },
          "DEC0_CHUNK_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value indicates the size in bytes of the chunks that are used for slice multiplexing (see section 8.2.2). If vbr_enable is set to 1, this is the maximum size of the chunks. This value shall be set to ceil(bits_per_pixel * slice_width / 8)."
          }
        }
      },
      "DEC0_PPS4": {
        "Offset": 792,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x03FFFFFF",
        "Write Mask": "0x03FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_INITIAL_XMIT_DELAY": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of pixel times that the encoder waits before transmitting data from its rate buffer."
          },
          "DEC0_INITIAL_DEC_DELAY": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of pixel times that the decoder accumulates data in its rate buffer before starting to decode and output pixels."
          }
        }
      },
      "DEC0_PPS5": {
        "Offset": 796,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x003FFFFF",
        "Write Mask": "0x003FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_INITIAL_SCALE_VALUE": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the initial value for rcXformScale used at the beginning of a slice (see section 10.8.2)."
          },
          "DEC0_SCALE_INCREMENT_INTERVAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of group times between incrementing the rcXformScale factor at the end of a slice (see section 10.8.2)."
          }
        }
      },
      "DEC0_PPS6": {
        "Offset": 800,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0FFF001F",
        "Write Mask": "0x0FFF001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_SCALE_DECREMENT_INTERVAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of group times between decrementing the rcXformScale factor at the beginning of a slice (see section 10.8.2)."
          },
          "DEC0_FIRST_LINE_BPG_OFFSET": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of additional bits that are allocated for each group on the first line of a slice."
          }
        }
      },
      "DEC0_PPS7": {
        "Offset": 804,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_NFL_BPG_OFFSET": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits (including fractional bits) that are deallocated for each group for groups after the first line of a slice."
          },
          "DEC0_SLICE_BPG_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits (including fractional bits) that are deallocated for each group in order to enforce the slice constraint (i.e., that the final fullness cannot exceed the initial transmission delay * bits per group) while allowing a programmable initial_offset."
          }
        }
      },
      "DEC0_PPS8": {
        "Offset": 808,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_INITIAL_OFFSET": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the initial value for rcXformOffset, which is initial_offset - rc_model_size at the start of a slice (see section 10.8.2)."
          },
          "DEC0_FINAL_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum end-of-slice value for rcXformOffset, which is final_offset - rc_model_size (see section 10.8.2)."
          }
        }
      },
      "DEC0_PPS9": {
        "Offset": 812,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_FLATNESS_MIN_QP": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP where flatness is signaled and the flatness QP adjustment is made."
          },
          "DEC0_FLATNESS_MAX_QP": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP where flatness is signaled and the flatness QP adjustment is made."
          },
          "DEC0_RC_MODEL_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits in the 'RC model', which is described in section 10.8.2."
          }
        }
      },
      "DEC0_PPS10": {
        "Offset": 816,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0F1F1FFF",
        "Write Mask": "0x0F1F1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RC_EDGE_FACTOR": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is compared to the ratio of current activity to previous activity in order to determine the presence of an 'edge', which in turn determines whether or not the QP is incremented in the short-term rate control (see section 10.8.4)."
          },
          "DEC0_RC_QUANT_INCR_LIMIT0": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
          },
          "DEC0_RC_QUANT_INCR_LIMIT1": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
          },
          "DEC0_RC_TGT_OFFSET_HI": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the upper end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
          },
          "DEC0_RC_TGT_OFFSET_LO": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the lower end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS11": {
        "Offset": 820,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RC_BUF_THRESH_0": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC0_PPS12": {
        "Offset": 824,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RC_BUF_THRESH_4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC0_PPS13": {
        "Offset": 828,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RC_BUF_THRESH_8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_9": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_10": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_11": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC0_PPS14": {
        "Offset": 832,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RC_BUF_THRESH_12": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RC_BUF_THRESH_13": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC0_RANGE_MIN_QP_0": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_0": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_0": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS15": {
        "Offset": 836,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_1": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_1": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_1": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_2": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_2": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_2": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS16": {
        "Offset": 840,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_3": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_3": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_3": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_4": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_4": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_4": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS17": {
        "Offset": 844,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_5": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_5": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_5": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_6": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_6": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_6": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS18": {
        "Offset": 848,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_7": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_7": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_7": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_8": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_8": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_8": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS19": {
        "Offset": 852,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_9": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_9": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_9": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_10": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_10": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_10": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS20": {
        "Offset": 856,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_11": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_11": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_11": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_12": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_12": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_12": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS21": {
        "Offset": 860,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_RANGE_MIN_QP_13": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_13": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_13": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MIN_QP_14": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_MAX_QP_14": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC0_RANGE_BPG_OFFSET_14": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC0_PPS22": {
        "Offset": 864,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x031FFFFF",
        "Write Mask": "0x031FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_NATIVE_420": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 = native 4:2:0 mode is not used= native 4:2:0 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_422 is equal to 1."
          },
          "DEC0_NATIVE_422": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 = native 4:2:2 mode is not used= native 4:2:2 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_420 is equal to 1."
          },
          "DEC0_SECOND_LINE_BPG_OFS": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Specifies additional bits/group budget for the second line of a slice in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          },
          "DEC0_NSL_BPG_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Specifies the number of bits (including fractional bits) that are de-allocated for each group that is not in the second line of a slice. If the second line has an additional bit budget, the additional bits that are allocated must come out of the budget for coding the remainder of the slice. Therefore, the value must be programmed to second_line_bpg_offset / (slice_height - 1), and then rounded up to 16 fractional bits.shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          }
        }
      },
      "DEC0_PPS23": {
        "Offset": 868,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFF0000",
        "Write Mask": "0xFFFF0000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_SECOND_LINE_OFS_ADJ": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used as an offset adjustment for the second line in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          }
        }
      },
      "DEC0_ACTUAL_TOTALS": {
        "Offset": 872,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC0_ACTUAL_STARTS": {
        "Offset": 876,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC0_ACTUAL_DIMENSIONS": {
        "Offset": 880,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC0_ACTUAL_HS_VS": {
        "Offset": 884,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10008000",
        "Bits": {
          "DEC0_VS_POL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_VS_WID": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_HS_POL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC0_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC0_START_DLY": {
        "Offset": 888,
        "Description": "Decoder start delay to output frame start. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00200000",
        "Bits": {
          "DEC0_OUTPUT_DLY": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Delay from decoder start to output frame start. Delay from input line start to output line start."
          },
          "DEC0_STRICT_LINE_START_DLY": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In strict timing mode, delay in line start. Typically program to HACTIVE/2 to account for DP jitter relative to HDMI timing"
          }
        }
      },
      "DEC0_FRM_CTRL": {
        "Offset": 892,
        "Description": "In strict timing mode, reset frame when phase difference between actual and expected frame start is greater than margin. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00C82081",
        "Bits": {
          "DEC0_PHASE_DIFF_MARGIN": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000C8",
            "Comment": "Margin for reset. Set from 0 (always resync) to htotal (don't resync within 1 line of expected)"
          },
          "DEC0_VIF_PIX_PER_CLK": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Pixels per clock to generate"
          },
          "DEC0_USE_HWIDTH_FOR_PIC_WIDTH": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sdp configuration for pic width only. Use HWIDTH for PIC_WIDTH"
          },
          "DEC0_PPS_DBUF_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable double buffering of PPS"
          },
          "DEC0_HSTART_MOD": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In strict timing mode, 3 - HSTART/pix_per_clk mod 3"
          },
          "DEC0_SINGLE_CORE_MODE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use only one 4 slice 10k decoder in 4 pix per clk mode."
          },
          "DEC0_BLANK_PIX_THROTTLE_4PPC": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In 4 pix per clk mode, throttle blank times. This will space out the blank pixels to fill line time."
          },
          "DEC0_LINE_CNT_IN_ACT_MODE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Generate line count in active based on line count only- Assert line count in active just before first data and deassert before last data"
          },
          "DEC0_GEN_FLUSH_LINE_STARTS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Decoder generates flush lines instead of framer."
          },
          "DEC0_OUT_FOLLOWS_INP_LINES": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output number of lines cannot exceed number of input lines"
          },
          "DEC0_BLANK_PIX_USES_SINK_RDY": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Blank pixels honor sink rdy."
          },
          "DEC0_IGNORE_SINK_RDY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore downstream sink rdy. Can be used to get out of deadlocks but might cause underflows"
          },
          "DEC0_PHASE_DIFF_RESYNC_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When the phase difference on the incoming frame start is bigger than expected, resync output frame"
          }
        }
      },
      "DEC0_DBL_RATE_CTRL": {
        "Offset": 896,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0031FF7F",
        "Write Mask": "0x0031FF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_FLUSH_LINES": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Generate a number of dummy lines at end of frame"
          },
          "DEC0_PIX_PREFETCH_MODE": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1, read first pixels as soon as possible rather than beginning on line. When DBL_RATE_EN=1, set to 1."
          },
          "DEC0_DBL_RATE_RDY_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When this number of pixels*3 is buffered, allow read out. For sustained readout at 6 pix pix per clk, set to SLICE_WIDTH/(3*2)+2. For sustained readout at 4 pix pix per clk, set to SLICE_WIDTH/(3*4*3)+2."
          },
          "DEC0_DEBUG_CORE_MULT_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for which core mult."
          },
          "DEC0_DEBUG_SEL": {
            "Position": [
              1,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for 8 bit debug bus."
          },
          "DEC0_DBL_RATE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable double rate buffering"
          }
        }
      },
      "DEC0_CRC_CTRL": {
        "Offset": 900,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFF0F03",
        "Write Mask": "0x00000F03",
        "Reset Value": "0xC0020800",
        "Bits": {
          "DEC0_CRC_POLY": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x0000C002",
            "Comment": "This is the Pix CRC polynomial."
          },
          "DEC0_CRC_S422_AS_444": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "In simple 422, compute CRC on 444 data before downsample to 422"
          },
          "DEC0_CRC_OUT_POL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In simple 422 and native 420 mode, invert odd/even pixel (simple422) or lines (native420) for accumulating chroma"
          },
          "DEC0_CRC_OUT_RST": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset CRC output counts"
          },
          "DEC0_CRC_OUT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC generation on input symbol stream"
          },
          "DEC0_CRC_IN_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset CRC input counts"
          },
          "DEC0_CRC_IN_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC generation on input symbol stream"
          }
        }
      },
      "DEC0_CRC_CNT": {
        "Offset": 904,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000F000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_CRC_OUT_CNT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Counter for CRC generation (wrap around)"
          },
          "DEC0_CRC_IN_CNT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Counter for CRC generation (wrap around)"
          }
        }
      },
      "DEC0_CRC_STAT0": {
        "Offset": 908,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_CRC_IN1": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 1"
          },
          "DEC0_CRC_IN0": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 0"
          }
        }
      },
      "DEC0_CRC_STAT1": {
        "Offset": 912,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_CRC_OUT0": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 0"
          },
          "DEC0_CRC_IN2": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 2"
          }
        }
      },
      "DEC0_CRC_STAT2": {
        "Offset": 916,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_CRC_OUT2": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 2"
          },
          "DEC0_CRC_OUT1": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 1"
          }
        }
      },
      "DEC0_DEBUG_CTRL": {
        "Offset": 960,
        "Description": "ASP control output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFF1F0",
        "Write Mask": "0xFFFFF1F0",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC0_DBG_MASK": {
            "Position": [
              12,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 - enable bit on debug bus, applied after rotate"
          },
          "DEC0_DBG_ROTR": {
            "Position": [
              4,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bits to rotate debug bus right, applied before mask"
          }
        }
      }
    },
    "Address": "0x21010800",
    "Size": 1024
  },
  "EDP_LS_SST1": {
    "Register": {
      "ML_FRM1_CTRL": {
        "Offset": 0,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x780007EF",
        "Write Mask": "0x780007EF",
        "Reset Value": "0x50000085",
        "Bits": {
          "ML_FRM1_SDP_SPLITTING_EN_IN_SST": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001"
          },
          "ML_FRM1_HDMI_RX_EN": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If set video data is via HDMI RX instead of DP RX"
          },
          "ML_FRM1_RD_CLK_HARD_RST_N": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold AUD_RD_CLK domain in hard-reset"
          },
          "ML_FRM1_EFM": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RWX, This is the EFM Value used by the deframer"
          },
          "ML_FRM1_FRM_DBG_BUS_SEL": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug bus select as follows:000 - lsx_flag_dbg001 - vif_rd_dbg010 - vif_cnt_dbg011 - vif_flg_dbg100 - dsc_wr_pix_dbg101 - dsc_wr_fill_dbg110 - dsc_ls_pix_dbg."
          },
          "ML_FRM1_LANE_CNT": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "RWX, This is the number of Lanes active during a session. In MST this should be always set to 4."
          },
          "ML_FRM1_RD_CLK_GATE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This needs to be set when the first MSA comes in, and cleared when there is no video on the link"
          },
          "ML_FRM1_RD_SOFT_RST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This needs to be cleared when the first MSA comes in, and set when there is no video on the link"
          },
          "ML_FRM1_CLK_GATE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Unsetting this bit will disable the ls_clk domain"
          },
          "ML_FRM1_SOFT_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When clk_gate is set, setting this bit will reset the ls_clk domain logic of the entire Deframer."
          }
        }
      },
      "ML_FRM1_MEASUREMENT_CTRL": {
        "Offset": 4,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x030000FF",
        "Write Mask": "0x030000FF",
        "Reset Value": "0x01000040",
        "Bits": {
          "ML_FRM1_USE_VIF_FOR_CLOCK_ADJUSTMENT": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 0, uses LS clk signals for clk adjustment. 1, uses VIF output signals for clk adjustment, for example with the pattern generator."
          },
          "ML_FRM1_USE_LINES_FOR_CLOCK_ADJUSTMENT": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Unsetting this bit will send out triggers on frame boundaries."
          },
          "ML_FRM1_FRAMES_MOVING_WINDOW_SIZE": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "For Measurement of frame frequency from link symbols"
          }
        }
      },
      "ML_FRM1_MEASURED0": {
        "Offset": 8,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MEASURED_HTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          },
          "ML_FRM1_MEASURED_VTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM1_MEASURED1": {
        "Offset": 12,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MEASURED_HACTIVE": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          },
          "ML_FRM1_MEASURED_VACTIVE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM1_MEASURED2": {
        "Offset": 16,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_LS_CLKS_IN_A_FEW_FRAMES": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM1_MEASURED3": {
        "Offset": 20,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_REG_CLKS_IN_A_FEW_FRAMES": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured from link symbols"
          }
        }
      },
      "ML_FRM1_MEASURED4": {
        "Offset": 24,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_ACTIVE_SYM_PER_LINE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of active symbols per line on the DP Link."
          }
        }
      },
      "ML_FRM1_VBID": {
        "Offset": 28,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000019",
        "Bits": {
          "ML_FRM1_VBID_RESERVED_BIT7": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the RESERVED_BIT7  value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_COMPRESSED_STREAM": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the COMPRESSED_STREAM_FLAG value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_HDCP_SYNC_DETECT": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HDCP_SYNC_DETECT value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_AUD_MUTE": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the AUD_MUTE_FLAG  value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_NOVID": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the NOVID_FLAG     value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_INTERLACE_EN": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the INTERLACE_FLAG value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_FIELD_ID": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the FIELD_ID_FLAG  value extracted from the VBID on the DP Link"
          },
          "ML_FRM1_VBID_VBLANK": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the VBLANK_FLAG    value extracted from the VBID on the DP Link"
          }
        }
      },
      "ML_FRM1_MVID0": {
        "Offset": 32,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_RECEIVED_MSA_MVID": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM1_MVID1": {
        "Offset": 36,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0xFF000000",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_RECEIVED_LINE_MVID": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM1_MVID2": {
        "Offset": 40,
        "Description": "Bypass accumulator MVID values. Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_FILTERED_MVID": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "ML_FRM1_NVID": {
        "Offset": 44,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_NVID": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the NVID value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM1_MSA_TOTALS": {
        "Offset": 48,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VTOTAL value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HTOTAL value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM1_MSA_STARTS": {
        "Offset": 52,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HSTART value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM1_MSA_DIMENSIONS": {
        "Offset": 56,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VHEIGHT value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HWIDTH value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM1_MSA_HS_VS": {
        "Offset": 60,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_VS_POL": {
            "Position": [
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VS_POLARITY value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_VS_WID": {
            "Position": [
              16,
              30
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the VS_WIDTH value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_HS_POL": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HS_POLARITY value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the HS_WIDTH value extracted from the MSA on the DP Link"
          }
        }
      },
      "ML_FRM1_MSA_MISC": {
        "Offset": 64,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFF07FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM1_MSA_MISC1": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the MISC1                 value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_MISC0": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the MISC0                 value extracted from the MSA on the DP Link"
          },
          "ML_FRM1_MSA_STEREO_VID": {
            "Position": [
              9,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the STEREO_VID            value extracted from MSA field MISC1, bit[2:1]"
          },
          "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the INTERLACE_VTOTAL_EVEN value extracted from MSA field MISC1, bit[  0]"
          },
          "ML_FRM1_MSA_BPC": {
            "Position": [
              5,
              7
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "This is the BPC                   value extracted from MSA field MISC0, bit[7:5]"
          },
          "ML_FRM1_MSA_YCC_COLORIMETRY": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the YCC_COLORIMETRY       value extracted from MSA field MISC0, bit[  4]"
          },
          "ML_FRM1_MSA_DYN_RANGE": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the DYN_RANGE             value extracted from MSA field MISC0, bit[  3]"
          },
          "ML_FRM1_MSA_COMP_FMT": {
            "Position": [
              1,
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the COMP_FMT              value extracted from MSA field MISC0, bit[2:1]"
          },
          "ML_FRM1_MSA_SYNC_CLK_MODE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the SYNC_CLK_MODE         value extracted from MSA field MISC0, bit[  0]"
          }
        }
      },
      "ML_FRM1_ACTUAL_TOTALS": {
        "Offset": 68,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000F0898",
        "Bits": {
          "ML_FRM1_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000F",
            "Comment": "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000898",
            "Comment": "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM1_ACTUAL_STARTS": {
        "Offset": 72,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000C0",
        "Bits": {
          "ML_FRM1_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000C0",
            "Comment": "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM1_ACTUAL_DIMENSIONS": {
        "Offset": 76,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000A0780",
        "Bits": {
          "ML_FRM1_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000780",
            "Comment": "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM1_ACTUAL_HS_VS": {
        "Offset": 80,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x8002802C",
        "Bits": {
          "ML_FRM1_VS_POL": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_VS_WID": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_HS_POL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000002C",
            "Comment": "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM1_ACTUAL_MISC": {
        "Offset": 84,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0000037F",
        "Write Mask": "0x0000037F",
        "Reset Value": "0x00000041",
        "Bits": {
          "ML_FRM1_FLUSH_LINES": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of dummy lines to generate for flushing pipeline downstream."
          },
          "ML_FRM1_VTE": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VTE           Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_YCC422_MODE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the YCC422_MODE   Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "ML_FRM1_BPC": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the BPC           Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "ML_FRM1_ACTUAL_VIEW_XPAND": {
        "Offset": 88,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF0000",
        "Bits": {
          "ML_FRM1_HORZ_VIEW_XPAND_LAST_PIXEL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "If the user wants to extract a horizontal subsectionof the image, this field specifies the last pixel"
          },
          "ML_FRM1_HORZ_VIEW_XPAND_FIRST_PIXEL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If the user wants to extract a horizontal subsectionof the image, this field specifies the first pixel"
          }
        }
      },
      "ML_FRM1_ACTUAL_VERT_VIEW_XPAND": {
        "Offset": 92,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF0000",
        "Bits": {
          "ML_FRM1_VERT_VIEW_XPAND_LAST_LINE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000FFFF",
            "Comment": "If the user wants to extract a vertical subsection of the image, this field specifies the last line"
          },
          "ML_FRM1_VERT_VIEW_XPAND_FIRST_LINE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If the user wants to extract a vertical subsection of the image, this field specifies the first line"
          }
        }
      },
      "ML_FRM1_ACTUAL_DYN_RANGE_CTRL0": {
        "Offset": 96,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM1_MIN_R_CR_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for R/Cr component. The internal logic clips the signal to this value"
          },
          "ML_FRM1_MAX_R_CR_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for R/Cr component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM1_ACTUAL_DYN_RANGE_CTRL1": {
        "Offset": 100,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM1_MIN_G_Y_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for G/Y component. The internal logic clips the signal to this value"
          },
          "ML_FRM1_MAX_G_Y_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for G/Y component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM1_ACTUAL_DYN_RANGE_CTRL2": {
        "Offset": 104,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000FFF",
        "Bits": {
          "ML_FRM1_MIN_B_CB_VAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Min value for B/Cb component. The internal logic clips the signal to this value"
          },
          "ML_FRM1_MAX_B_CB_VAL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000FFF",
            "Comment": "Max value for B/Cb component. The internal logic clips the signal to this value"
          }
        }
      },
      "ML_FRM1_VIEWXPAND_CFG": {
        "Offset": 108,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x0003FFFF",
        "Reset Value": "0x00020000",
        "Bits": {
          "ML_FRM1_VIEWXPAND_ALLOW_VERT": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow vert viewexpand (cya, should be ok to leave=1)"
          },
          "ML_FRM1_VIEWXPAND_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable viewxpand (horiz or vert)"
          },
          "ML_FRM1_VIEWXPAND_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hwidth for viewxpand"
          }
        }
      },
      "ML_FRM1_CHANGE_THRESH_CFG": {
        "Offset": 112,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM1_ACTIVE_SYM_CHANGE_THRESH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Threshold for active_sym_per_line change"
          },
          "ML_FRM1_VTOTAL_CHANGE_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Threshold for vtotal change"
          },
          "ML_FRM1_HTOTAL_CHANGE_THRESH": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Threshold for htotal change"
          }
        }
      },
      "ML_FRM1_VIF_PIX_CTRL0": {
        "Offset": 116,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00001208",
        "Bits": {
          "ML_FRM1_HFILL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL for Bezel Correction. The field represents number of pixels of HFILL"
          },
          "ML_FRM1_BLACK_SCREEN_ALWAYS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Allow blank screen always"
          },
          "ML_FRM1_VIF_SINK_RDY_PAUSE_BLANK": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Allow vif_sink_rdy to pause blank pixel generation.  Set to 1 in HDMI2.1 FRL mode."
          },
          "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST2": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "component remap control on the video interface, component 2 comes out on pixel interface bits 35:24, by default this is G (Y), which comes internally in section 1"
          },
          "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST1": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "component remap control on the video interface, component 1 comes out on pixel interface bits 23:12, by default this is B (Cb), which comes internally in section 0"
          },
          "ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST0": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "component remap control on the video interface, component 0 comes out on pixel interface bits 11:0, by default this is R (Cr), which comes internally in section 2"
          },
          "ML_FRM1_VIF_FRAME_START_RD_SOFT_RST_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Assert read soft reset on falling edge of vblank"
          },
          "ML_FRM1_WAIT_FOR_FLUSH_TIL_WR_RST": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "ML_FRM1_VIF_PIX_PER_CLK": {
            "Position": [
              3,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Number of Pixels per clock on the VIF"
          },
          "ML_FRM1_HFILL_ON_RIGHT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL on right for Bezel Correction"
          },
          "ML_FRM1_HFILL_ON_LEFT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This field is to add HFILL on left for Bezel Correction"
          },
          "ML_FRM1_BLACK_SCREEN_IF_CP_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this bit if HDCP Authentication fails on the Tx."
          }
        }
      },
      "ML_FRM1_PTG0": {
        "Offset": 120,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFF1F",
        "Write Mask": "0xFFFFFF1F",
        "Reset Value": "0x00000006",
        "Bits": {
          "ML_FRM1_PTG_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the blue component for flat color pattern"
          },
          "ML_FRM1_PTG_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the green component for flat color pattern"
          },
          "ML_FRM1_PTG_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the red component for flat color pattern"
          },
          "ML_FRM1_PTG_HIGH_CONTRAST_COLOR_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this will send colors in a non-gradient checkerboard pattern"
          },
          "ML_FRM1_PTG_LOW_CONTRAST": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this will send a gradient checkerboard pattern"
          },
          "ML_FRM1_PTG_PAT_SEL": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "2'd0   :  white frame boundary whith balck background2'd1   :  color ramp2'd2   :  checker-board. Use the other fields to get all the functionality2'd3   :  VESA CTS checker-board. Use the other fields to get all the functionality"
          },
          "ML_FRM1_PTG_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Setting this bit will enable the deframer to send out an internally generated Video pattern"
          }
        }
      },
      "ML_FRM1_PTG1": {
        "Offset": 124,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_PTG_VSTRIP_SIZE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hsize of a checkerboard block"
          },
          "ML_FRM1_PTG_HSTRIP_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the hsize of a checkerboard block"
          }
        }
      },
      "ML_FRM1_PIX_CRC0": {
        "Offset": 128,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_CRC1": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 23:12"
          },
          "ML_FRM1_CRC0": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 11:0"
          }
        }
      },
      "ML_FRM1_PIX_CRC1": {
        "Offset": 132,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_CRC_UPDATE_CNT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "4 bit wrap around count for CRC register updateTo be written to DPCD addr 246h"
          },
          "ML_FRM1_CRC2": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "This is the CRC calculation on the component in position 35:24"
          }
        }
      },
      "ML_FRM1_PTG_RFR_CTRL": {
        "Offset": 136,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000003F3",
        "Write Mask": "0x000003F3",
        "Reset Value": "0x00000021",
        "Bits": {
          "ML_FRM1_PTG_FRM_CNT_FOR_RFR_RATE_TRIG": {
            "Position": [
              4,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Update TOTALS/STARTS every N frames during vblank"
          },
          "ML_FRM1_PTG_RFR_RATE_CHNG_EVERY_FRM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Update TOTALS/STARTS every frame during vblank"
          },
          "ML_FRM1_PTG_RFR_RATE_CHNG_TRIGGER_DIS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Disable trigger, update TOTALS/STARTS whenever new value is written"
          }
        }
      },
      "ML_FRM1_MISC_CTRL0": {
        "Offset": 140,
        "Description": "Accessed on ls_clk domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x0000007F",
        "Write Mask": "0x0000007F",
        "Reset Value": "0x0000005C",
        "Bits": {
          "ML_FRM1_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Release rd_soft_rst when psr state 2 is exited"
          },
          "ML_FRM1_RELEASE_SOFT_RST_ON_MSA_RCVD": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release rd_sof_rst when msa is received"
          },
          "ML_FRM1_RST_ON_ENTERING_PSR_STATE2": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset read logic when PSR state 2 is entered"
          },
          "ML_FRM1_DISALLOW_POSEDGE_RST_FOR_SU": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "During Selective update we need to set this registerto disallow phase reset on posedge of vblank"
          },
          "ML_FRM1_RST_ON_END_OF_SU_IN_PSR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Put read logic of framer in soft reset when end ofselective update is received."
          },
          "ML_FRM1_FORCE_SYM_LOCK_FOR_PSR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For standby when symbol lock is not flagged,set this to mask entering back into power down state."
          },
          "ML_FRM1_PSR_SU_SM_IN_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this to reset PSR selective update state machine."
          }
        }
      },
      "ML_FRM1_MISC_CTRL1": {
        "Offset": 144,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000100",
        "Bits": {
          "ML_FRM1_THROTTLE_FLUSH_LN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for flush lines, which is also considered a vblank line"
          },
          "ML_FRM1_THROTTLE_VACTIVE": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for vactive lines"
          },
          "ML_FRM1_THROTTLE_VBLANK": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable throttling of pixel counter for all vblank lines, not just flush lines"
          },
          "ML_FRM1_THROTTLE_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Top level enable throttling of pixel counter"
          },
          "ML_FRM1_LINE_CNT_IN_ACT_DLY": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line count in active delayed by number of lines"
          },
          "ML_FRM1_FRM_RESYNC_VBLANK_EDGE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Select vblank edge for setting vtotal to 0xffff. 0-neg, 1-pos"
          },
          "ML_FRM1_FRM_RESYNC_OFFSET": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When FRM_RESYNC_EN=1, offset to be added to line_cnt for vsync line calculation"
          },
          "ML_FRM1_FRM_RESYNC_VFP_FOLLOW_MODE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FRM_RESYNC_EN=1, make output lines in VFP follow input lines from link"
          },
          "ML_FRM1_CRC_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable for VIF CRC calculations"
          },
          "ML_FRM1_ADD_ONE_LINE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Add one line for interlace video"
          },
          "ML_FRM1_FRM_RESYNC_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Regenerate vsync on line with adaptive sync SDP four use with HDMI ouput VRR"
          },
          "ML_FRM1_USE_VSYNC_FOR_CRC_FRAME": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use redge vsync to detect frame done"
          },
          "ML_FRM1_CLR_CRC_CNT_WHEN_SINK_START_LOW": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TEST_SINK_START is low then clear the CRC update count."
          },
          "ML_FRM1_TEST_SINK_START": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "DPCD 270 bit 1, written by source for resetting CRC"
          },
          "ML_FRM1_SET_VSC_CRC_VALID": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To set that CRC from vsc packet is always valid"
          }
        }
      },
      "ML_FRM1_MISC_CTRL2": {
        "Offset": 148,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_THROTTLE_N": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pixel count is enabled M cycles out of N cycles"
          },
          "ML_FRM1_THROTTLE_M": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pixel count is enabled M cycles out of N cycles"
          }
        }
      },
      "ML_FRM1_BUFFER_CTRL0": {
        "Offset": 152,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x03FFE003",
        "Bits": {
          "ML_FRM1_MAX_RW_PHASE_DIFF": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000003FF",
            "Comment": "Set this to HTOTAL. This is the max difference between buffer read and write phase at write vblank negedge and posedge if enabled."
          },
          "ML_FRM1_PIX_BUFF_UFLOW_SEL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Underflow/almost empty selection for interrupt: 1=uflow, 0=alm_emp"
          },
          "ML_FRM1_PIX_BUFF_OFLOW_SEL": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Overflow/almost full selection for interrupt: 1=oflow, 0=alm_full"
          },
          "ML_FRM1_ALLOW_POSEDGE_PHASE_RST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow phase reset logic to re-align on vblank posedge."
          },
          "ML_FRM1_NO_BUBBLES": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set this bit in when HDMI TX is connected to allow for no bubbles on the Video interface."
          },
          "ML_FRM1_LINE_END_FLUSH_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If enabled, the FIFO is flushed to the video interface at the arrival of a BS Link Symbol"
          },
          "ML_FRM1_PIX_BUFF_MIN_MAX_MARGIN": {
            "Position": [
              0,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "If the pixel buffer has less than this number of slots filled (or empty), an underflow (or overflow) is triggerred."
          }
        }
      },
      "ML_FRM1_BUFFER_CTRL1": {
        "Offset": 156,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFEFFF",
        "Write Mask": "0xFFFFEFFF",
        "Reset Value": "0x40202020",
        "Bits": {
          "ML_FRM1_PIX_BUFF_DIS_WRAP": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Disable buffer wrap condition asserting both uflow/oflow"
          },
          "ML_FRM1_PIX_BUFF_FTG_EVENT": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "0: Use negedge vsync to trigger, 1: use posedge hactive"
          },
          "ML_FRM1_PIX_BUFF_FTG_MODE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1: Modify RDY_THRES to lower level once transmission started."
          },
          "ML_FRM1_PIX_BUFF_FLUSH_THRES": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "If, at the end of the line, only this many pixels are left to be sent on the video if, the Pixel Buffer is flushed regardless of the fill status."
          },
          "ML_FRM1_PIX_BUFF_FTG_LINE_CNT": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FTG MODE=1 and EVENT=0, indicates the line to reduce the thresholdCan be used with DSC to skew extra lines to account for decoder line delay0=first line, 1=second, 2=third, 3=fourth"
          },
          "ML_FRM1_ALLOW_NEGEDGE_PHASE_RST": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow phase reset logic to re-align on vblank negedge."
          },
          "ML_FRM1_PIX_BUFF_RDY_THRES": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "The Pixel Buffer will retain at least this many pixels at all times (except the end of line) to allow for rate variations on the DP link."
          }
        }
      },
      "ML_FRM1_BUFFER_STATUS": {
        "Offset": 160,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_DBG_RD_PTR": {
            "Position": [
              16,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of pointer (sampled in ls_clk domain."
          },
          "ML_FRM1_DBG_WR_PTR": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Value of pointer (sampled in ls_clk domain."
          }
        }
      },
      "ML_FRM1_BUFFER_CTRL3": {
        "Offset": 164,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000010",
        "Bits": {
          "ML_FRM1_PHASE_PIX_CNT_MIN_MARGIN": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum arbitrary margin for pixel count in phase difference calculation"
          },
          "ML_FRM1_PHASE_PIX_CNT_MAX_MARGIN": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Maximum arbitrary margin for pixel count in phase difference calculation"
          }
        }
      },
      "ML_FRM1_BUFFER_CTRL4": {
        "Offset": 168,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFF7F3F",
        "Write Mask": "0xFFFF7F3F",
        "Reset Value": "0x00003F00",
        "Bits": {
          "ML_FRM1_PIX_HCNT_AT_PHASE_RST": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal pixel count to start at after MAX_RW_PHASE_DIFF is hit.  Set to 0 for DP output and PIX_BUFF_RDY_THRES for HDMI output."
          },
          "ML_FRM1_FORCE_CNT_SET": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force cnt_set on negative edge of vblank"
          },
          "ML_FRM1_PIX_BUFF_PTR_LIMIT_HI": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "Maximum buffer pointer address (upper 6-bits).  Set to (hactive/2)>>5 for resolutions>2k."
          },
          "ML_FRM1_PIX_BUFF_PTR_LIMIT_LO": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum buffer pointer address (upper 6-bits).  Recommend not to change from default of 0."
          }
        }
      },
      "ML_FRM1_BUFFER_CTRL5": {
        "Offset": 172,
        "Description": "Accessed on ls_clk domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00410000",
        "Bits": {
          "ML_FRM1_RESYNC_VFP_DLY": {
            "Position": [
              17,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Set to htotal/4 to ensure adaptive sync packet can account for buffer delay in active and generate output vsync on proper line.  Only used when FRM_RESYNC_EN=1."
          },
          "ML_FRM1_IGNORE_SINK_RDY_ON_EOL": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Sink rdy will be ignored on the end of line. In certain use cases, if sink rdy goes low on last pixel, buffer will stop working."
          },
          "ML_FRM1_PIX_VCNT_AT_PHASE_RST": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vertical line count to start at after MAX_RW_PHASE_DIFF is hit.  Set to VSTART for DP output, VSTART for HDMI output, and 0 for HDMI freesync output."
          }
        }
      },
      "ML_FRM1_MSA_CHANGE_CTRL0": {
        "Offset": 176,
        "Description": "MSA-changed per-field enable mask for 'MSA changed' interrupt.  Accessed on ls_clk domain.  Reserved fields are not included.",
        "Read Mask": "0x0F1FFFFF",
        "Write Mask": "0x0F1FFFFF",
        "Reset Value": "0x01003FFF",
        "Bits": {
          "ML_FRM1_MSA_CHANGE_REPEAT_CNT": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When an MSA change is detected, send a 'FRMx_MSA_UPDATE interrupt' for this many more received MSA's, even if there is no change."
          },
          "ML_FRM1_MSA_STEREO_VID_CHANGE_MASK_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: STEREO_VID of MISC1 (bits[342:341])"
          },
          "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: INTERLACE_VTOTAL_EVEN of MISC1 (bit[340])"
          },
          "ML_FRM1_MSA_BPC_CHANGE_MASK_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: BPC of MISC0 (bits[337:335])"
          },
          "ML_FRM1_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: VCC_COLORIMETRY of MISC0 (bit[334])"
          },
          "ML_FRM1_MSA_DYN_RANGE_CHANGE_MASK_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: DYN_RANGE of MISC0 (bit[333])"
          },
          "ML_FRM1_MSA_COMP_FMT_CHANGE_MASK_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: COMP_FMT of MISC0 (bits[332:331])"
          },
          "ML_FRM1_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "change-detect EN for MSA field: SYNC_CLK_MODE of MISC0 (bit[330])"
          },
          "ML_FRM1_MSA_MISC1_CHANGE_MASK_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: MISC1 (bits[347:340])"
          },
          "ML_FRM1_MSA_MISC0_CHANGE_MASK_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: MISC0 (bits[337:330])"
          },
          "ML_FRM1_MSA_NVID_CHANGE_MASK_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: NVID (bits[307:300],bits[317:310],bits[327:320])"
          },
          "ML_FRM1_MSA_VHEIGHT_CHANGE_MASK_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VHEIGHT (bits[237:230],bits[247:240])"
          },
          "ML_FRM1_MSA_HWIDTH_CHANGE_MASK_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HWIDTH (bits[217:210],bits[227:220])"
          },
          "ML_FRM1_MSA_VS_WID_CHANGE_MASK_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VS_WID (bits[166:160],bits[177:170])"
          },
          "ML_FRM1_MSA_VS_POL_CHANGE_MASK_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VS_POL (bit[167])"
          },
          "ML_FRM1_MSA_VSTART_CHANGE_MASK_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VSTART (bits[147:140],bits[157:150])"
          },
          "ML_FRM1_MSA_HSTART_CHANGE_MASK_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HSTART (bits[127:120],bits[137:130])"
          },
          "ML_FRM1_MSA_HS_WID_CHANGE_MASK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HS_WID (bits[76:70],bits[87:80])"
          },
          "ML_FRM1_MSA_HS_POL_CHANGE_MASK_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HS_POL (bit[77])"
          },
          "ML_FRM1_MSA_VTOTAL_CHANGE_MASK_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: VTOTAL (bits[57:50],bits[67:60])"
          },
          "ML_FRM1_MSA_HTOTAL_CHANGE_MASK_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA field: HTOTAL (bits[37:30],bits[47:40])"
          },
          "ML_FRM1_MSA_MVID_CHANGE_MASK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "change-detect EN for MSA fields: MVID (bits?]"
          }
        }
      },
      "ML_FRM1_MSA_CHANGE_CTRL1": {
        "Offset": 180,
        "Description": "MSA Change control.  Accessed on ls_clk domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000100",
        "Bits": {
          "ML_FRM1_MSA_MVID_CHANGE_THRESH": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000100",
            "Comment": "Any change in 24-bit MVID received in MSA will be compared to this value.  Changes greater than this amount (+/-) will trigger a 'FRMx_MSA_MVID_CHANGE interrupt', and also contribute to 'FRMx_MSA_CHANGE interrupt' if MSA_MVID_CHANGE_MASK_EN is set"
          }
        }
      },
      "ML_FRM1_MSA_CHANGE_STATUS": {
        "Offset": 184,
        "Description": "MSA-changed per-field status.  Accessed on ls_clk domain.  Reading this register causes a clear event.  Only fields enabled in MSA_CHANGE_MASK will set bits in this register",
        "Read Mask": "0x001FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MSA_STEREO_VID_CHANGED": {
            "Position": [
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "STEREO_VID field of MISC1 changed"
          },
          "ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGED": {
            "Position": [
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "INTERLACE_VTOTAL_EVEN field of MISC1 changed"
          },
          "ML_FRM1_MSA_BPC_CHANGED": {
            "Position": [
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "BPC field of MISC0 changed"
          },
          "ML_FRM1_MSA_YCC_COLORIMETRY_CHANGED": {
            "Position": [
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VCC_COLORIMETRY field of MISC0 changed"
          },
          "ML_FRM1_MSA_DYN_RANGE_CHANGED": {
            "Position": [
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "DYN_RANGE field of MISC0 changed"
          },
          "ML_FRM1_MSA_COMP_FMT_CHANGED": {
            "Position": [
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "COMP_FMT field of MISC0 changed"
          },
          "ML_FRM1_MSA_SYNC_CLK_MODE_CHANGED": {
            "Position": [
              14
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "SYNC_CLK_MODE field of MISC0 changed"
          },
          "ML_FRM1_MSA_MISC1_CHANGED": {
            "Position": [
              13
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MISC1 changed"
          },
          "ML_FRM1_MSA_MISC0_CHANGED": {
            "Position": [
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MISC0 changed"
          },
          "ML_FRM1_MSA_NVID_CHANGED": {
            "Position": [
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "NVID changed"
          },
          "ML_FRM1_MSA_VHEIGHT_CHANGED": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VHEIGHT changed"
          },
          "ML_FRM1_MSA_HWIDTH_CHANGED": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HWIDTH changed"
          },
          "ML_FRM1_MSA_VS_WID_CHANGED": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VS_WID changed"
          },
          "ML_FRM1_MSA_VS_POL_CHANGED": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VS_POL changed"
          },
          "ML_FRM1_MSA_VSTART_CHANGED": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSTART changed"
          },
          "ML_FRM1_MSA_HSTART_CHANGED": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HSTART changed"
          },
          "ML_FRM1_MSA_HS_WID_CHANGED": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HS_WID changed"
          },
          "ML_FRM1_MSA_HS_POL_CHANGED": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HS_POL changed"
          },
          "ML_FRM1_MSA_VTOTAL_CHANGED": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VTOTAL changed"
          },
          "ML_FRM1_MSA_HTOTAL_CHANGED": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HTOTAL changed"
          },
          "ML_FRM1_MSA_MVID_CHANGED": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "NVID changed"
          }
        }
      },
      "ML_FRM1_COMP_RX_CTRL0": {
        "Offset": 192,
        "Description": "Control for receiving compressed symbols over main link.",
        "Read Mask": "0xFFFF0FFF",
        "Write Mask": "0xFFFF0FFF",
        "Reset Value": "0x00000020",
        "Bits": {
          "ML_FRM1_COMP_RX_CHUNK_SIZE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculated chunk size in number of pixels"
          },
          "ML_FRM1_COMP_RX_LANE_FILL": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of lanes with fill at end of each chunk"
          },
          "ML_FRM1_COMP_RX_CRC_CHUNK": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculate CRC with padding (if needed) at end of each chunk"
          },
          "ML_FRM1_COMP_RX_16BIT_CRC": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Calculate CRC based on 16bit (2 symbols) received data"
          },
          "ML_FRM1_COMP_RX_NUM_SLICE": {
            "Position": [
              5,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Number of slices of compressed symbols per line"
          },
          "ML_FRM1_COMP_RX_BYTES_FILL": {
            "Position": [
              2,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Number of bytes of padding needed to bound at 48 bits"
          },
          "ML_FRM1_COMP_RX_ADD_PIX": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Need to add pixel to actual hwidth for padding"
          },
          "ML_FRM1_COMP_RX_FRAME_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Receiving compressed symbols on main link"
          }
        }
      },
      "ML_FRM1_COMP_RX_STATUS": {
        "Offset": 196,
        "Description": "Status for chunk_size error in compressed symbols over main link.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_COMP_RX_CHUNK_SIZE_ERR_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Pix_cnt at time of chunk_size error"
          }
        }
      },
      "ML_FRM1_LINK_PWR_DN_CTRL": {
        "Offset": 200,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x00001000",
        "Write Mask": "0x00001000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "HW state machine to auto reset FRM on loss of symbol lock"
          }
        }
      },
      "ML_FRM1_FRM_PWR_UP_CTRL": {
        "Offset": 208,
        "Description": "Framer power up controls.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_RELEASE_RESET_ON_PSR_PWR_UP": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release reset before symbol lock or vid_rdy"
          },
          "ML_FRM1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
          }
        }
      },
      "ML_FRM1_BS_MASK_CTRL1": {
        "Offset": 216,
        "Description": "BS mask configuration.",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ML_FRM1_BS_COUNT_FOR_STABLE_BS_AGE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Configure BS age after reaching a Stable state"
          },
          "ML_FRM1_INVALID_BS_MASK_ENABLE_WO_ERR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BS symbols regardless of symbole error"
          },
          "ML_FRM1_INVALID_BS_MASK_ENABLE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BS symbols"
          },
          "ML_FRM1_USE_CONFIG_BS_AGE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured BS age to filter BS symbols"
          },
          "ML_FRM1_RST_BS_FILT_SM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FW reset of BS filtering state machine"
          }
        }
      },
      "ML_FRM1_BS_MASK_CTRL2": {
        "Offset": 220,
        "Description": "BS mask configuration",
        "Read Mask": "0x01FF01FF",
        "Write Mask": "0x01FF01FF",
        "Reset Value": "0x00140014",
        "Bits": {
          "ML_FRM1_EARLY_BS_THRESH": {
            "Position": [
              16,
              24
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect early BS symbol"
          },
          "ML_FRM1_LATE_BS_THRESH": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect late BS symbol"
          }
        }
      },
      "ML_FRM1_BS_MASK_CTRL3": {
        "Offset": 224,
        "Description": "BS mask configuration",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_BS_AGE_DURING_VIDEO": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BS age when video is being received"
          },
          "ML_FRM1_BS_AGE_DURING_IDLE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BS age during no video"
          }
        }
      },
      "ML_FRM1_BS_STATUS": {
        "Offset": 228,
        "Description": "BS status register",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MEASURED_BS_AGE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured BS age"
          }
        }
      },
      "ML_FRM1_BE_MASK_CTRL1": {
        "Offset": 232,
        "Description": "BE mask register",
        "Read Mask": "0xFFFF01FF",
        "Write Mask": "0xFFFF01FF",
        "Reset Value": "0x00000080",
        "Bits": {
          "ML_FRM1_HTOTAL_IN_CLK_CYCLES": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Horizontal total in cycles instead of pixels"
          },
          "ML_FRM1_USE_CONFIG_LINE_WIDTH": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured line width instead of measured"
          },
          "ML_FRM1_BE_COUNT_FOR_STABLE_BE_AGE": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "BE count to achieve stable state"
          },
          "ML_FRM1_INVALID_BE_MASK_ENABLE_WO_ERR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BE regardless of symbol error"
          },
          "ML_FRM1_INVALID_BE_MASK_ENABLE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mask invalid BE"
          },
          "ML_FRM1_USE_CONFIG_BE_AGE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use configured BE age for filtering BE"
          },
          "ML_FRM1_RST_BE_FILT_SM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset BE filtering state machine"
          }
        }
      },
      "ML_FRM1_BE_MASK_CTRL2": {
        "Offset": 236,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x01FF01FF",
        "Write Mask": "0x01FF01FF",
        "Reset Value": "0x00140014",
        "Bits": {
          "ML_FRM1_EARLY_BE_THRESH": {
            "Position": [
              16,
              24
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect early BE symbol"
          },
          "ML_FRM1_LATE_BE_THRESH": {
            "Position": [
              0,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to detect late BE symbol"
          }
        }
      },
      "ML_FRM1_BE_MASK_CTRL3": {
        "Offset": 240,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_BE_AGE_DURING_VBLANK": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BE age during VBLANK"
          },
          "ML_FRM1_BE_AGE_DURING_ACTIVE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "BE age during video"
          }
        }
      },
      "ML_FRM1_BE_STATUS": {
        "Offset": 244,
        "Description": "Control for main link power down during PSR.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_MEASURED_BE_AGE": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured BE age"
          }
        }
      },
      "ML_FRM1_FEC_CTRL": {
        "Offset": 248,
        "Description": "Control for FEC",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_USE_FEC_RDY_2_MASK_PH_PM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, use FEC ready to mask PH and PM characters. If 0, use FEC enable to mask PH and PM characters."
          }
        }
      },
      "ML_FRM1_RBIF_CTRL": {
        "Offset": 252,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ML_FRM1_LS_SST_RBIF_FORCE_CLK_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force SST ls_clk register bus clock enable.  Only for backup in case register events are broken."
          }
        }
      },
      "AUD_LSCLK1_ECC_CONTROL": {
        "Offset": 512,
        "Description": "DP RX ECC Control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFBFFFFFF",
        "Write Mask": "0xFBFFFFFF",
        "Reset Value": "0x21004000",
        "Bits": {
          "AUD_LSCLK1_RELEASE_RESET_ON_PSR_PWR_UP": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release reset before symbol lock or vid_rdy"
          },
          "AUD_LSCLK1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1:  use symbol lock for releasing reset:  use vid_rdy for releasing reset"
          },
          "AUD_LSCLK1_ALLOW_CTL_FIFO_RST_IN_HW": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "For PSR, we need to reset ctl_fifo in HW."
          },
          "AUD_LSCLK1_CLR_ECC_CORR_ERROR_CNT": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear ECC correctable error counter"
          },
          "AUD_LSCLK1_CLR_ECC_FAIL_ERROR_CNT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear ECC fail error counter"
          },
          "AUD_LSCLK1_CORR_ECC_ERROR_THRESH": {
            "Position": [
              18,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Correctable ECC error threshold"
          },
          "AUD_LSCLK1_CORR_ECC_ERROR_DETECT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable ECC logic to generate correctableinterrupt when error count is greater than error_thresh"
          },
          "AUD_LSCLK1_TEST_DE_NIBBLE_DEBUG": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "De-interleaving debug enable"
          },
          "AUD_LSCLK1_ECC_FAIL_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "ECC failure threshold"
          },
          "AUD_LSCLK1_ECC_TEST_SEL": {
            "Position": [
              2,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ECC test bus selection"
          },
          "AUD_LSCLK1_ECC_FAIL_DETECT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable ECC logic to generate failure ifof failure is greater than fail_thresh"
          },
          "AUD_LSCLK1_BYPASS_RSDEC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bypass ECC check logic"
          }
        }
      },
      "AUD_LSCLK1_ECC_ERR_CNT": {
        "Offset": 516,
        "Description": "DP RX ECC Fail count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_CORR_ECC_ERR_CNT": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Correctable ECC error count"
          },
          "AUD_LSCLK1_ECC_FAIL_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "ECC failure count"
          }
        }
      },
      "AUD_LSCLK1_MN_CONTROL_A": {
        "Offset": 520,
        "Description": "Audio MN control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x03FFFFFF",
        "Write Mask": "0x03FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_MAUD_LSB_UPDATE_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0: disable maud lsb update: enable maud lsb update"
          },
          "AUD_LSCLK1_MAUD_CARRY_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Maud carry enable"
          },
          "AUD_LSCLK1_MAUD_CARRY_THRESHOLD": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK1_NAUD_INT_THRESHOLD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK1_MAUD_INT_THRESHOLD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUD_LSCLK1_CONTROL_RSVD": {
        "Offset": 528,
        "Description": "Audio reserved. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_RSVD": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reserved for ECO"
          }
        }
      },
      "AUD_LSCLK1_AUDIO_EN": {
        "Offset": 536,
        "Description": "Audio enables. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000000BD",
        "Write Mask": "0x000000BD",
        "Reset Value": "0x000000B4",
        "Bits": {
          "AUD_LSCLK1_EXTEND_VSC_HDR_FOR_B2B_PKT": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "vsc header detection signal elongated for back to back packets"
          },
          "AUD_LSCLK1_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Generate hard_rst_n on falling edge of symbol lock"
          },
          "AUD_LSCLK1_VSC_PSR_SM_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "To enable the statemachine which generatestrobe for 16 byte write to interface signals"
          },
          "AUD_LSCLK1_DPRX_AUDIO_CLK_GATE": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In firmware set this to what DPRX_AUDIO_EN is set to"
          },
          "AUD_LSCLK1_SPLITTING_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "DP 1.2 splitting of audio enable"
          },
          "AUD_LSCLK1_DPRX_AUDIO_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable the dprx_audio module"
          }
        }
      },
      "AUD_LSCLK1_MAUD_VALUE": {
        "Offset": 540,
        "Description": "Audio maud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_VAL_MAUD": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Maud value"
          }
        }
      },
      "AUD_LSCLK1_NAUD_VALUE": {
        "Offset": 544,
        "Description": "Audio naud value. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_VAL_NAUD": {
            "Position": [
              0,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Naud value"
          }
        }
      },
      "AUD_LSCLK1_INFO_MISC_FIFO_CFG": {
        "Offset": 564,
        "Description": "Info and misc packet fifo config. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00001BFF",
        "Write Mask": "0x00001BFF",
        "Reset Value": "0x00000A90",
        "Bits": {
          "AUD_LSCLK1_STORE_NTSC_VBI_PKT": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK1_INFO_FIFO_OVERWRITE_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001"
          },
          "AUD_LSCLK1_STORE_DYN_RANGE_PKT": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When set it will store dynamic range infoframe pkt"
          },
          "AUD_LSCLK1_INFO_FIFO_WR_LOCK": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow overwriting of info_fifo when full= allow overwriting of info_fifo when full"
          },
          "AUD_LSCLK1_INFO_FIFO_RD_ACCESS_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Read to the info rmsf fifo enabled"
          },
          "AUD_LSCLK1_INFO_FIFO_WR_ACCESS_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to the info rmsf fifo enabled"
          },
          "AUD_LSCLK1_STORE_MS_PKT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store mpeg source info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK1_STORE_AUDIO_PKT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "when set it will store audio info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK1_STORE_SPD_PKT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store source product info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK1_STORE_AVI_PKT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store Auxiliary Video info packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK1_STORE_VS_PKT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "when set it will store vendor specific packets in thefifo to be read by firmwareof only 2 info packet type could be saved"
          },
          "AUD_LSCLK1_INFO_FIFO_CLR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "clear to rmsf fifo for info packets"
          }
        }
      },
      "AUD_LSCLK1_INFO_FIFO_DATA": {
        "Offset": 568,
        "Description": "Audio infoframe fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_INFO_FIFO_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio infoframe fifo data"
          }
        }
      },
      "AUD_LSCLK1_ACM_PKT_DATA": {
        "Offset": 572,
        "Description": "Audio copy management pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain .",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_ACM_AUDIO_TRANS": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio Transaction"
          },
          "AUD_LSCLK1_ACM_COPY_NUM": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy number"
          },
          "AUD_LSCLK1_ACM_COPY_PERM": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy permission"
          },
          "AUD_LSCLK1_ACM_AUDIO_QUALITY": {
            "Position": [
              0,
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Copy management audio quality"
          }
        }
      },
      "AUD_LSCLK1_VSC_PKT_DATA": {
        "Offset": 576,
        "Description": "Video stream configuration pkt. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_CONTENT_TYPE_FROM_VSC_PKT": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 18"
          },
          "AUD_LSCLK1_DYNAMIC_RANGE_FROM_VSC_PKT": {
            "Position": [
              19,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 17 bits [7:3]"
          },
          "AUD_LSCLK1_BPC_FROM_VSC_PKT": {
            "Position": [
              16,
              18
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 17 bits [2:0]"
          },
          "AUD_LSCLK1_PIXEL_ENCODING_FROM_VSC_PKT": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC packet data from byte 16"
          },
          "AUD_LSCLK1_VSC_PKT_DATA": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "VSC pkt for 3D stereo signaling when MSA pktfield bits 2:1 is set to 2'b00"
          }
        }
      },
      "AUD_LSCLK1_EXT_FIFO_DATA": {
        "Offset": 592,
        "Description": "Audio Extension fifo data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_EXT_FIFO_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Audio extension fifo data"
          }
        }
      },
      "AUD_LSCLK1_EXT_FIFO_CTRL": {
        "Offset": 596,
        "Description": "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x01111FFF",
        "Write Mask": "0x01111FFF",
        "Reset Value": "0x00000202",
        "Bits": {
          "AUD_LSCLK1_EXT_FIFO_HDMI_USER_PROG_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUD_LSCLK1_EXT_FIFO_HDMI_GMD_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches HDMI GMD packet"
          },
          "AUD_LSCLK1_EXT_FIFO_HDMI_ACP_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches HDMI ACP packet"
          },
          "AUD_LSCLK1_USER_PROG_HDR_BYTE": {
            "Position": [
              5,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "When EXT_FIFO_USER_PROG_EN is set incoming hdr byte 1 will be with this register to save data in extensiond fifo"
          },
          "AUD_LSCLK1_EXT_FIFO_USER_PROG_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set, extension fifo can be used toany data for which the header byte matches the USER_PROG_HDR_BYTE"
          },
          "AUD_LSCLK1_EXT_FIFO_WR_LOCK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
          },
          "AUD_LSCLK1_EXT_FIFO_CLR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "clear to rmsf fifo for extension packets"
          },
          "AUD_LSCLK1_EXT_FIFO_RD_ACCESS_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Read to the extension rmsf fifo enabled"
          },
          "AUD_LSCLK1_EXT_FIFO_WR_ACCESS_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to the extension rmsf fifo enabled"
          }
        }
      },
      "AUD_LSCLK1_AUDIO_ID_VIA_INFOFRAM": {
        "Offset": 608,
        "Description": "Audio stream identification via infoframe. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x001F1F7F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_ASP_FORMAT_EXT_INFO": {
            "Position": [
              16,
              20
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Format extension information"
          },
          "AUD_LSCLK1_ASP_SMPL_SIZE_INFO": {
            "Position": [
              11,
              12
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data word size, that is 16, 20 or 24bits"
          },
          "AUD_LSCLK1_ASP_FREQ_INFO": {
            "Position": [
              8,
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio frequency"
          },
          "AUD_LSCLK1_ASP_CH_CNT_INFO": {
            "Position": [
              4,
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio channel count"
          },
          "AUD_LSCLK1_ASP_FORMAT_INFO": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Audio format such a lpcm etc."
          }
        }
      },
      "AUD_LSCLK1_SYMBOL_NIBBLE_SWAP_CONFIG": {
        "Offset": 612,
        "Description": "Symbol, nibble swapping configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_FLIP_SYMBOL_ORDER": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "flip symbol order"
          },
          "AUD_LSCLK1_FLIP_POLARITY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "flip polarity"
          },
          "AUD_LSCLK1_FLIP_BIT_ORDER": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Flip bit order"
          }
        }
      },
      "AUD_LSCLK1_RESET_CTRL": {
        "Offset": 664,
        "Description": "hard reset to all the flops in dp_rx_audio",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000003",
        "Bits": {
          "AUD_LSCLK1_CTL_FIFO_SOFT_RST": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "soft reset to control fifo"
          },
          "AUD_LSCLK1_LS_CLK_HARD_RST_N": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold LS_CLK domain in hard-reset."
          },
          "AUD_LSCLK1_RD_CLK_HARD_RST_N": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Hold AUD_RD_CLK domain in hard-reset."
          }
        }
      },
      "AUD_LSCLK1_CTRL_FIFO_STATUS": {
        "Offset": 668,
        "Description": "CTRL fifo status. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_CTL_FIFO_SM": {
            "Position": [
              0,
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Back pressure state machine state"
          }
        }
      },
      "AUD_LSCLK1_CTL_FIFO_PKT_CNT": {
        "Offset": 672,
        "Description": "Packet count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FF",
        "Bits": {
          "AUD_LSCLK1_CTL_FIFO_PKT_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "How many packets have been read from ctl_fifo"
          }
        }
      },
      "AUD_LSCLK1_ECC_ERR_CLR": {
        "Offset": 676,
        "Description": "Clear ECC error count. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_CLR_ECC_FAIL_ON_PKT_CNT_MAX": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear fail count when pkt count reaches max value"
          },
          "AUD_LSCLK1_CLR_ECC_CORR_ON_PKT_CNT_MAX": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear correctable count when pkt count reaches max value"
          },
          "AUD_LSCLK1_CLR_ECC_FAIL_ON_ERR_FLAG": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear fail ECC error count"
          },
          "AUD_LSCLK1_CLR_ECC_CORR_ON_ERR_FLAG": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear Correctable ECC error count"
          }
        }
      },
      "AUD_LSCLK1_VSC_EXT_FIFO_CTRL": {
        "Offset": 684,
        "Description": "VSC EXT fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000008",
        "Write Mask": "0x00000008",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_VSC_EXT_FIFO_WR_LOCK": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 = don't allow writing to the ISRC FIFO while firmware read= firmware is not reading the fifo"
          }
        }
      },
      "AUD_LSCLK1_FRM_ADP_SYNC_CFG": {
        "Offset": 688,
        "Description": "Frame Resync Configuration. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00012200",
        "Bits": {
          "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE3": {
            "Position": [
              24,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HDR byte 3, Number of valid date bytes"
          },
          "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE2": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "HDR byte 2, revision number"
          },
          "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE1": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000022",
            "Comment": "HDR byte 1, SDP type"
          },
          "AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "HDR byte 0, Packet ID for the stream"
          }
        }
      },
      "AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTES_0_3": {
        "Offset": 692,
        "Description": "Frame Adaptive Sync data. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_MSB": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 2 of Frame Adaptive Sync SDP"
          },
          "AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_LSB": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 1 of Frame Adaptive Sync SDP"
          },
          "AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Data byte 0 of Frame Adaptive Sync SDP"
          }
        }
      },
      "AUD_LSCLK1_EXT_FIFO_CTRL2": {
        "Offset": 696,
        "Description": "Audio Extension fifo control. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x000003E5",
        "Bits": {
          "AUD_LSCLK1_EXT_FIFO_BYTES_TO_STORE": {
            "Position": [
              3,
              9
            ],
            "Type": "RW",
            "Reset": "0x0000007C",
            "Comment": "bytes to be written to FIFO before stopping writes"
          },
          "AUD_LSCLK1_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Set to allow writing when FIFO is empty even if read done is not set"
          },
          "AUD_LSCLK1_EXT_FIFO_PKT_READ_DONE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set so that next packet could be allowed to be written"
          },
          "AUD_LSCLK1_EXT_FIFO_ONLY_WR_ONE_PKT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allows write of only one packet"
          }
        }
      },
      "AUD_LSCLK1_SDP_EXTRACTION_CTRL": {
        "Offset": 700,
        "Description": "SDP Controls. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_RST_ADP_SYNC_DAT_LATCH_SM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset statemachine to capture data in Adaptive Sync SDP"
          },
          "AUD_LSCLK1_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUD_LSCLK1_SPARE0": {
        "Offset": 704,
        "Description": "Spare RW registers.  Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUD_LSCLK1_SPARE0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO. bit [0] is used as DEC_EOC_DLY_MODE for dec_dsc ECO"
          }
        }
      },
      "DEC1_CTRL": {
        "Offset": 768,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFF1F",
        "Write Mask": "0xFFFFFF1F",
        "Reset Value": "0x98000012",
        "Bits": {
          "DEC1_CLK_GATE": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock enable"
          },
          "DEC1_SOFT_RESET": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Soft reset"
          },
          "DEC1_ENABLE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Block enable"
          },
          "DEC1_LINE_CNT_IN_ACTIVE_BYP": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Bypass line count in active direct from lsclk domain. Otherwise regenerate."
          },
          "DEC1_RESYNC_ON_LINE_CNT_IN_ACT": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When vif line count in active transition is misplaced, resync"
          },
          "DEC1_IGNORE_VBID_COMP_STREAM": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Enable DSC on ENABLE and on VBID compressed stream flag- Enable DSC on ENABLE only."
          },
          "DEC1_STRICT_LINE_START": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Generate decoder frame and lines based on received line starts (DP). 1 - Generate decoder frame and lines based on frame dimension counters (HDMI)."
          },
          "DEC1_IGNORE_SDP": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sdp configuration for all fields"
          },
          "DEC1_EXTRA_DEC_DELAY": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Extra decoder delay added to initial decoder delay in pixel times."
          },
          "DEC1_EXTRA_LINE_DLY": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Additional lines to delay decoder on top of 1 line- 1 line delay- 2 lines delay- 3 lines delay- 4 lines delay"
          },
          "DEC1_SYMBOL_EOC_FILL": {
            "Position": [
              11,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When SYMBOLS_PACKED is set, the number of fill bytes that should be discarded"
          },
          "DEC1_SYMBOLS_PACKED": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Symbols from multiple chunks packed in same symbol"
          },
          "DEC1_SYM_DROP_ON_EOC_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Drop symbol if 4 lane dprx in which 2 dummy pixels were needed in lanes 2 and 3. This the condition where at the beginning of each chunk n > 0, a whole 48 bits of 0s needs to be ignored."
          },
          "DEC1_USE_RESYNC_VTOTAL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use the vtotal from frame resync logic instead of local version"
          },
          "DEC1_CORE1_CLK_GATE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clock enable for decoder core1"
          },
          "DEC1_IGNORE_SYM_RD": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sym_rd backpressure mechanism. Writes to full fifo will cause overflow."
          },
          "DEC1_MAINTAIN_LBUF_FULLNESS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Linebuffer at beginning of line will be maintained by delaying pixel outputnew pixels generated. Disabled in strict timing mode."
          },
          "DEC1_MEM_RETN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Decoder memory RETN pin"
          },
          "DEC1_USE_STREAM_HSYNC": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use symbol stream HSYNC for error robustness.- Don't use symbol stream HSYNC- Use stream HSYNC to reset chunk counters. More robust chunk counting. If the pixelis very delayed, it could corrupt rate buffer because input is stalled withto video interface"
          }
        }
      },
      "DEC1_STAT": {
        "Offset": 772,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0x01FFFFFF",
        "Write Mask": "0x01FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_PHASE_RESYNC": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Phase reset occurred in strict timing mode"
          },
          "DEC1_LBUF_UNDERFLOW_7": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 3"
          },
          "DEC1_LBUF_UNDERFLOW_6": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 2"
          },
          "DEC1_LBUF_UNDERFLOW_5": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 1"
          },
          "DEC1_LBUF_UNDERFLOW_4": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult1 slice 0"
          },
          "DEC1_LBUF_UNDERFLOW_3": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 3"
          },
          "DEC1_LBUF_UNDERFLOW_2": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 2"
          },
          "DEC1_LBUF_UNDERFLOW_1": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 1"
          },
          "DEC1_LBUF_UNDERFLOW_0": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Line buffer underflowed, core mult0 slice 0"
          },
          "DEC1_BITBUF_UNDERFLOW_7": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 3"
          },
          "DEC1_BITBUF_UNDERFLOW_6": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 2"
          },
          "DEC1_BITBUF_UNDERFLOW_5": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 1"
          },
          "DEC1_BITBUF_UNDERFLOW_4": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult1 slice 0"
          },
          "DEC1_BITBUF_UNDERFLOW_3": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 3"
          },
          "DEC1_BITBUF_UNDERFLOW_2": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 2"
          },
          "DEC1_BITBUF_UNDERFLOW_1": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 1"
          },
          "DEC1_BITBUF_UNDERFLOW_0": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer underflowed, core mult0 slice 0"
          },
          "DEC1_BITBUF_OVERFLOW_7": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 3"
          },
          "DEC1_BITBUF_OVERFLOW_6": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 2"
          },
          "DEC1_BITBUF_OVERFLOW_5": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 1"
          },
          "DEC1_BITBUF_OVERFLOW_4": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult1 slice 0"
          },
          "DEC1_BITBUF_OVERFLOW_3": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 3"
          },
          "DEC1_BITBUF_OVERFLOW_2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 2"
          },
          "DEC1_BITBUF_OVERFLOW_1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 1"
          },
          "DEC1_BITBUF_OVERFLOW_0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bit buffer overflowed, core mult0 slice 0"
          }
        }
      },
      "DEC1_PPS0": {
        "Offset": 776,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_DSC_VERSION_MAJOR": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the major version of DSC. It shall be equal to 1 for encoders that implement this specification."
          },
          "DEC1_DSC_VERSION_MINOR": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the minor version of DSC. It shall be equal to 0 for encoders that implement this specification."
          },
          "DEC1_PPS_IDENTIFIER": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is an application-specific identifier that can be used to differentiate between different PPS tables. If the application specification does not specify an application-specific means of PPS transmission (see section 0), this value shall be equal to 0."
          },
          "DEC1_BITS_PER_COMPONENT": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value indicates the number of bits per component for the original pixels of the encoded picture. It shall be equal to 8, 10, or 12."
          },
          "DEC1_LINEBUF_DEPTH": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value contains the line buffer bit depth used to generate the stream. If the bit depth of a component (after color-space conversion, see section 10.1) is greater than this value, the line storage rounds the reconstructed values to this number of bits. It shall be in the range of 8 to 13, inclusive."
          }
        }
      },
      "DEC1_PPS1": {
        "Offset": 780,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x3FFFFFFF",
        "Write Mask": "0x3FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_BLOCK_PRED_ENABLE": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag indicates that the decoder needs to select between block prediction and MMAP using the method described in section 10.4.4.1. If it is set to 0, no BP is used to code the picture."
          },
          "DEC1_CONVERT_RGB": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag indicates whether the compressed stream encodes RGB that was converted to YCoCg. If it is set to 0, the color space is assumed to be YCbCr. If it is set to 1, the decoder performs a color space conversion from YCoCg to RGB."
          },
          "DEC1_SIMPLE_422": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Indicates whether reconstructed pixels should be 4:2:2 format created by dropping samples using the method described in Annex B. simple_422 shall be 0 if either native_420 or native_422 is equal to 1.0 = Decoder does not drop samples to reconstruct 4:2:2 pixels= Decoder drops samples to reconstruct 4:2:2 pixels"
          },
          "DEC1_VBR_ENABLE": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This flag enables on/off VBR mode if it is supported by the decoder and the transport (see section 7.7.2)."
          },
          "DEC1_BITS_PER_PIXEL": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits/pixel (bpp) rate that was used by the encoder in steps of 1/16 of a bit per pixel. Only values greater than or equal to 6 bpp are allowed. If vbr_enable is set to 0, this value must be less than or equal to the sustained rate that would apply if MPP were always selected, which is a function of bits_per_component, convert_rgb, and rc_range_parameters[0]."
          },
          "DEC1_PIC_HEIGHT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the size of the picture in terms of pixels, where pic_height specifies the number of rows of pixels in the raster. Although not required, it is suggested that pic_width be close to integer multiples of slice_width."
          }
        }
      },
      "DEC1_PPS2": {
        "Offset": 784,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_PIC_WIDTH": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the size of the picture in terms of pixels, where pic_width specifies the number of columns of pixels in the raster. Although not required, it is suggested that pic_height be close to integer multiples of slice_height."
          },
          "DEC1_SLICE_HEIGHT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_height is not evenly divisible by the slice_height, the bottom row of pixels is replicated to pad the bottom-most slice(s) to be the same height as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
          }
        }
      },
      "DEC1_PPS3": {
        "Offset": 788,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_SLICE_WIDTH": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the slice height for each slice. All slices that comprise a single picture are required to have an identical size. If the pic_width is not evenly divisible by the slice_width, the rightmost column of pixels is replicated to pad the rightmost slices to be the same width as the other slices. The transport must allocate transmission time for sending the compressed bits corresponding to any replicated pixels."
          },
          "DEC1_CHUNK_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value indicates the size in bytes of the chunks that are used for slice multiplexing (see section 8.2.2). If vbr_enable is set to 1, this is the maximum size of the chunks. This value shall be set to ceil(bits_per_pixel * slice_width / 8)."
          }
        }
      },
      "DEC1_PPS4": {
        "Offset": 792,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x03FFFFFF",
        "Write Mask": "0x03FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_INITIAL_XMIT_DELAY": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of pixel times that the encoder waits before transmitting data from its rate buffer."
          },
          "DEC1_INITIAL_DEC_DELAY": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of pixel times that the decoder accumulates data in its rate buffer before starting to decode and output pixels."
          }
        }
      },
      "DEC1_PPS5": {
        "Offset": 796,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x003FFFFF",
        "Write Mask": "0x003FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_INITIAL_SCALE_VALUE": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the initial value for rcXformScale used at the beginning of a slice (see section 10.8.2)."
          },
          "DEC1_SCALE_INCREMENT_INTERVAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of group times between incrementing the rcXformScale factor at the end of a slice (see section 10.8.2)."
          }
        }
      },
      "DEC1_PPS6": {
        "Offset": 800,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0FFF001F",
        "Write Mask": "0x0FFF001F",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_SCALE_DECREMENT_INTERVAL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of group times between decrementing the rcXformScale factor at the beginning of a slice (see section 10.8.2)."
          },
          "DEC1_FIRST_LINE_BPG_OFFSET": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of additional bits that are allocated for each group on the first line of a slice."
          }
        }
      },
      "DEC1_PPS7": {
        "Offset": 804,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_NFL_BPG_OFFSET": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits (including fractional bits) that are deallocated for each group for groups after the first line of a slice."
          },
          "DEC1_SLICE_BPG_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits (including fractional bits) that are deallocated for each group in order to enforce the slice constraint (i.e., that the final fullness cannot exceed the initial transmission delay * bits per group) while allowing a programmable initial_offset."
          }
        }
      },
      "DEC1_PPS8": {
        "Offset": 808,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_INITIAL_OFFSET": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the initial value for rcXformOffset, which is initial_offset - rc_model_size at the start of a slice (see section 10.8.2)."
          },
          "DEC1_FINAL_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum end-of-slice value for rcXformOffset, which is final_offset - rc_model_size (see section 10.8.2)."
          }
        }
      },
      "DEC1_PPS9": {
        "Offset": 812,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x1F1FFFFF",
        "Write Mask": "0x1F1FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_FLATNESS_MIN_QP": {
            "Position": [
              24,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP where flatness is signaled and the flatness QP adjustment is made."
          },
          "DEC1_FLATNESS_MAX_QP": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP where flatness is signaled and the flatness QP adjustment is made."
          },
          "DEC1_RC_MODEL_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the number of bits in the 'RC model', which is described in section 10.8.2."
          }
        }
      },
      "DEC1_PPS10": {
        "Offset": 816,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0F1F1FFF",
        "Write Mask": "0x0F1F1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RC_EDGE_FACTOR": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is compared to the ratio of current activity to previous activity in order to determine the presence of an 'edge', which in turn determines whether or not the QP is incremented in the short-term rate control (see section 10.8.4)."
          },
          "DEC1_RC_QUANT_INCR_LIMIT0": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
          },
          "DEC1_RC_QUANT_INCR_LIMIT1": {
            "Position": [
              8,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value is a QP threshold that is used in the short-term rate control (see section 10.8.4)."
          },
          "DEC1_RC_TGT_OFFSET_HI": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the upper end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
          },
          "DEC1_RC_TGT_OFFSET_LO": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the lower end of the range of variability around the target bits per group that is allowed by the short-term rate control (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS11": {
        "Offset": 820,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RC_BUF_THRESH_0": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC1_PPS12": {
        "Offset": 824,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RC_BUF_THRESH_4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC1_PPS13": {
        "Offset": 828,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RC_BUF_THRESH_8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_9": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_10": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_11": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          }
        }
      },
      "DEC1_PPS14": {
        "Offset": 832,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RC_BUF_THRESH_12": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RC_BUF_THRESH_13": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "These values specify the thresholds in the 'RC model' for the 15 ranges (see section 10.8.3). There are 6 LSB's appended to each value."
          },
          "DEC1_RANGE_MIN_QP_0": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_0": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_0": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS15": {
        "Offset": 836,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_1": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_1": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_1": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_2": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_2": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_2": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS16": {
        "Offset": 840,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_3": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_3": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_3": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_4": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_4": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_4": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS17": {
        "Offset": 844,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_5": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_5": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_5": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_6": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_6": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_6": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS18": {
        "Offset": 848,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_7": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_7": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_7": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_8": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_8": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_8": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS19": {
        "Offset": 852,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_9": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_9": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_9": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_10": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_10": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_10": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS20": {
        "Offset": 856,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_11": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_11": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_11": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_12": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_12": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_12": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS21": {
        "Offset": 860,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_RANGE_MIN_QP_13": {
            "Position": [
              27,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_13": {
            "Position": [
              22,
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_13": {
            "Position": [
              16,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MIN_QP_14": {
            "Position": [
              11,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the minimum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_MAX_QP_14": {
            "Position": [
              6,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the maximum QP that is allowed if the RC model has tracked to the current range (see section 10.8.4)."
          },
          "DEC1_RANGE_BPG_OFFSET_14": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This value specifies the target bits per group adjustment that is performed if the RC model has tracked to the current range (see section 10.8.4)."
          }
        }
      },
      "DEC1_PPS22": {
        "Offset": 864,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x031FFFFF",
        "Write Mask": "0x031FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_NATIVE_420": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 = native 4:2:0 mode is not used= native 4:2:0 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_422 is equal to 1."
          },
          "DEC1_NATIVE_422": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 = native 4:2:2 mode is not used= native 4:2:2 mode is usedvalue shall be 0 if dsc_version_minor equals 1, if simple_422 is equal to 1, or if native_420 is equal to 1."
          },
          "DEC1_SECOND_LINE_BPG_OFS": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Specifies additional bits/group budget for the second line of a slice in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          },
          "DEC1_NSL_BPG_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Specifies the number of bits (including fractional bits) that are de-allocated for each group that is not in the second line of a slice. If the second line has an additional bit budget, the additional bits that are allocated must come out of the budget for coding the remainder of the slice. Therefore, the value must be programmed to second_line_bpg_offset / (slice_height - 1), and then rounded up to 16 fractional bits.shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          }
        }
      },
      "DEC1_PPS23": {
        "Offset": 868,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFF0000",
        "Write Mask": "0xFFFF0000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_SECOND_LINE_OFS_ADJ": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Used as an offset adjustment for the second line in Native 4:2:0 mode (see Section 6.8.2).shall be 0 if either of the following conditions exist:* dsc_version_minor = 1* native_420 = 0"
          }
        }
      },
      "DEC1_ACTUAL_TOTALS": {
        "Offset": 872,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_VTOTAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_HTOTAL": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HTOTAL Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC1_ACTUAL_STARTS": {
        "Offset": 876,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_VSTART": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_HSTART": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HSTART Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC1_ACTUAL_DIMENSIONS": {
        "Offset": 880,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_VHEIGHT": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VHEIGHT Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_HWIDTH": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HWIDTH Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC1_ACTUAL_HS_VS": {
        "Offset": 884,
        "Description": "Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x1FFFFFFF",
        "Write Mask": "0x1FFFFFFF",
        "Reset Value": "0x10008000",
        "Bits": {
          "DEC1_VS_POL": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the VS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_VS_WID": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the VS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_HS_POL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This is the HS_POL Value used by the deframer, regardless of what it extracted from the DP Link."
          },
          "DEC1_HS_WID": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is the HS_WID Value used by the deframer, regardless of what it extracted from the DP Link."
          }
        }
      },
      "DEC1_START_DLY": {
        "Offset": 888,
        "Description": "Decoder start delay to output frame start. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00200000",
        "Bits": {
          "DEC1_OUTPUT_DLY": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Delay from decoder start to output frame start. Delay from input line start to output line start."
          },
          "DEC1_STRICT_LINE_START_DLY": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In strict timing mode, delay in line start. Typically program to HACTIVE/2 to account for DP jitter relative to HDMI timing"
          }
        }
      },
      "DEC1_FRM_CTRL": {
        "Offset": 892,
        "Description": "In strict timing mode, reset frame when phase difference between actual and expected frame start is greater than margin. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00C82081",
        "Bits": {
          "DEC1_PHASE_DIFF_MARGIN": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000C8",
            "Comment": "Margin for reset. Set from 0 (always resync) to htotal (don't resync within 1 line of expected)"
          },
          "DEC1_VIF_PIX_PER_CLK": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Pixels per clock to generate"
          },
          "DEC1_USE_HWIDTH_FOR_PIC_WIDTH": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore sdp configuration for pic width only. Use HWIDTH for PIC_WIDTH"
          },
          "DEC1_PPS_DBUF_ENABLE": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable double buffering of PPS"
          },
          "DEC1_HSTART_MOD": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In strict timing mode, 3 - HSTART/pix_per_clk mod 3"
          },
          "DEC1_SINGLE_CORE_MODE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use only one 4 slice 10k decoder in 4 pix per clk mode."
          },
          "DEC1_BLANK_PIX_THROTTLE_4PPC": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In 4 pix per clk mode, throttle blank times. This will space out the blank pixels to fill line time."
          },
          "DEC1_LINE_CNT_IN_ACT_MODE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "0 - Generate line count in active based on line count only- Assert line count in active just before first data and deassert before last data"
          },
          "DEC1_GEN_FLUSH_LINE_STARTS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Decoder generates flush lines instead of framer."
          },
          "DEC1_OUT_FOLLOWS_INP_LINES": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Output number of lines cannot exceed number of input lines"
          },
          "DEC1_BLANK_PIX_USES_SINK_RDY": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Blank pixels honor sink rdy."
          },
          "DEC1_IGNORE_SINK_RDY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore downstream sink rdy. Can be used to get out of deadlocks but might cause underflows"
          },
          "DEC1_PHASE_DIFF_RESYNC_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When the phase difference on the incoming frame start is bigger than expected, resync output frame"
          }
        }
      },
      "DEC1_DBL_RATE_CTRL": {
        "Offset": 896,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x0031FF7F",
        "Write Mask": "0x0031FF7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_FLUSH_LINES": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Generate a number of dummy lines at end of frame"
          },
          "DEC1_PIX_PREFETCH_MODE": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 1, read first pixels as soon as possible rather than beginning on line. When DBL_RATE_EN=1, set to 1."
          },
          "DEC1_DBL_RATE_RDY_THRESH": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When this number of pixels*3 is buffered, allow read out. For sustained readout at 6 pix pix per clk, set to SLICE_WIDTH/(3*2)+2. For sustained readout at 4 pix pix per clk, set to SLICE_WIDTH/(3*4*3)+2."
          },
          "DEC1_DEBUG_CORE_MULT_SEL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for which core mult."
          },
          "DEC1_DEBUG_SEL": {
            "Position": [
              1,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for 8 bit debug bus."
          },
          "DEC1_DBL_RATE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable double rate buffering"
          }
        }
      },
      "DEC1_CRC_CTRL": {
        "Offset": 900,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFF0F03",
        "Write Mask": "0x00000F03",
        "Reset Value": "0xC0020800",
        "Bits": {
          "DEC1_CRC_POLY": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x0000C002",
            "Comment": "This is the Pix CRC polynomial."
          },
          "DEC1_CRC_S422_AS_444": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "In simple 422, compute CRC on 444 data before downsample to 422"
          },
          "DEC1_CRC_OUT_POL_INV": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "In simple 422 and native 420 mode, invert odd/even pixel (simple422) or lines (native420) for accumulating chroma"
          },
          "DEC1_CRC_OUT_RST": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset CRC output counts"
          },
          "DEC1_CRC_OUT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC generation on input symbol stream"
          },
          "DEC1_CRC_IN_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset CRC input counts"
          },
          "DEC1_CRC_IN_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC generation on input symbol stream"
          }
        }
      },
      "DEC1_CRC_CNT": {
        "Offset": 904,
        "Description": "CRC on symbol data input. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0x000F000F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_CRC_OUT_CNT": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Counter for CRC generation (wrap around)"
          },
          "DEC1_CRC_IN_CNT": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Counter for CRC generation (wrap around)"
          }
        }
      },
      "DEC1_CRC_STAT0": {
        "Offset": 908,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_CRC_IN1": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 1"
          },
          "DEC1_CRC_IN0": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 0"
          }
        }
      },
      "DEC1_CRC_STAT1": {
        "Offset": 912,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_CRC_OUT0": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 0"
          },
          "DEC1_CRC_IN2": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 2"
          }
        }
      },
      "DEC1_CRC_STAT2": {
        "Offset": 916,
        "Description": "CRC on video data output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_CRC_OUT2": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 2"
          },
          "DEC1_CRC_OUT1": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "CRC value for engine 1"
          }
        }
      },
      "DEC1_DEBUG_CTRL": {
        "Offset": 960,
        "Description": "ASP control output. Accessed on ls_clk (81MHz/RBR, 135MHz/HBR, 270MHz/HBR2, reg_clk, or DC) domain.",
        "Read Mask": "0xFFFFF1F0",
        "Write Mask": "0xFFFFF1F0",
        "Reset Value": "0x00000000",
        "Bits": {
          "DEC1_DBG_MASK": {
            "Position": [
              12,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "1 - enable bit on debug bus, applied after rotate"
          },
          "DEC1_DBG_ROTR": {
            "Position": [
              4,
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Bits to rotate debug bus right, applied before mask"
          }
        }
      }
    },
    "Address": "0x21010C00",
    "Size": 49152
  },
  "EDP_AUX": {
    "Register": {
      "AUX_CTRL": {
        "Offset": 0,
        "Description": "Clock / Reset control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x03FF0F1F",
        "Write Mask": "0x03FF0F1F",
        "Reset Value": "0x00C80000",
        "Bits": {
          "AUX_CLKS_PER_USEC": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x000000C8",
            "Comment": "Clock ticks per microsecond."
          },
          "AUX_DBG_TAP_SEL": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug-bus tap select0 = GTC counter bits[19:0]1 = GTC counter bits[31:12]2 = MAUX encode3 = MAUX decode4 = XMT framer5 = RCV framer6 = DPCD HW Rd7 = DPCD HW Wr8 = RCV Mbox9 = XMT Mboxothers reserved"
          },
          "AUX_AUX_RBIF_FORCE_CLK_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force AUX register bus clock enable.  Only for backup in case register events are broken."
          },
          "AUX_LS_HARD_RSTN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Hard reset (ls_clk for GTC synchronizer).  When asserted, AUX is held in reset.  Active low"
          },
          "AUX_LS_CLK_GATE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock gate (ls_clk for GTC synchronizer).  Clock is active when CLK_GATE=1"
          },
          "AUX_HARD_RSTN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Hard reset.  When asserted, AUX is held in reset.  Active low"
          },
          "AUX_CLK_GATE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clock gate.  Clock is active when CLK_GATE=1"
          }
        }
      },
      "AUX_INT_STATUS": {
        "Offset": 4,
        "Description": "AUX interrupts. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain; Writing '1' will clear the status to 0",
        "Defines": "skip_regtest",
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_RECEPTION_ERR_INT_STATUS": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX GTC Reception value error interrupt"
          },
          "AUX_XMT_MAILBOX_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX Transmit Mailbox FIFO overflow event interrupt"
          },
          "AUX_XMT_MAILBOX_FIFO_UFLOW_INT_STATUS": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX Transmit Mailbox FIFO underflow event interrupt"
          },
          "AUX_RCV_MAILBOX_FIFO_OFLOW_INT_STATUS": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX Receive Mailbox FIFO overflow event interrupt"
          },
          "AUX_RCV_MAILBOX_FIFO_UFLOW_INT_STATUS": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX Receive Mailbox FIFO underflow event interrupt"
          },
          "AUX_AUTO_REPLY_EVENT_INT_STATUS": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX auto-reply event interrupt"
          },
          "AUX_TIMEOUT_EVENT_INT_STATUS": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "AUX timeout event interrupt"
          },
          "AUX_MAUX_RX_PHY_WAKE_INT_STATUS": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ALPM sequence detected on  MAUX RX"
          },
          "AUX_XUSB_TX_EOF_INT_STATUS": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "USB-over-Fast-AUX Transmitter EOF sent interrupt"
          },
          "AUX_FAUX_TX_EOF_INT_STATUS": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fast-AUX Transmitter EOF sent interrupt"
          },
          "AUX_MAUX_TX_EOF_INT_STATUS": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchseter-AUX Transmitter EOF sent interrupt"
          },
          "AUX_XUSB_TX_SOF_INT_STATUS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "USB-over-Fast-AUX Transmitter SOF sent interrupt"
          },
          "AUX_FAUX_TX_SOF_INT_STATUS": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fast-AUX Transmitter SOF sent interrupt"
          },
          "AUX_MAUX_TX_SOF_INT_STATUS": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchseter-AUX Transmitter SOF sent interrupt"
          },
          "AUX_XUSB_RX_ERR_INT_STATUS": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchester-AUX Receiver ERR detected event interrupt"
          },
          "AUX_FAUX_RX_ERR_INT_STATUS": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchester-AUX Receiver ERR detected event interrupt"
          },
          "AUX_MAUX_RX_ERR_INT_STATUS": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchester-AUX Receiver ERR detected event interrupt"
          },
          "AUX_XUSB_RX_EOF_INT_STATUS": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "USB-over-Fast-AUX Receiver EOF detected interrupt"
          },
          "AUX_FAUX_RX_EOF_INT_STATUS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fast-AUX Receiver EOF detected interrupt"
          },
          "AUX_MAUX_RX_EOF_INT_STATUS": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchseter-AUX Receiver EOF detected interrupt"
          },
          "AUX_XUSB_RX_SOF_INT_STATUS": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "USB-over-Fast-AUX Receiver SOF detected interrupt"
          },
          "AUX_FAUX_RX_SOF_INT_STATUS": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fast-AUX Receiver SOF detected interrupt"
          },
          "AUX_MAUX_RX_SOF_INT_STATUS": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Manchseter-AUX Receiver SOF detected interrupt"
          }
        }
      },
      "AUX_INT_EN": {
        "Offset": 8,
        "Description": "AUX interrupt enables. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain",
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_RECEPTION_ERR_INT_EN": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for GTC_RECEPTION_ERR_INT_STATUS"
          },
          "AUX_XMT_MAILBOX_FIFO_OFLOW_INT_EN": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XMT_MAILBOX_FIFO_OFLOW_INT_STATUS"
          },
          "AUX_XMT_MAILBOX_FIFO_UFLOW_INT_EN": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XMT_MAILBOX_FIFO_UFLOW_INT_STATUS"
          },
          "AUX_RCV_MAILBOX_FIFO_OFLOW_INT_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for RCV_MAILBOX_FIFO_OFLOW_INT_STATUS"
          },
          "AUX_RCV_MAILBOX_FIFO_UFLOW_INT_EN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for RCV_MAILBOX_FIFO_UFLOW_INT_STATUS"
          },
          "AUX_AUTO_REPLY_EVENT_INT_EN": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for AUTO_REPLY_EVENT_INT_STATUS"
          },
          "AUX_TIMEOUT_EVENT_INT_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for TIMEOUT_EVENT_INT_STATUS"
          },
          "AUX_MAUX_RX_PHY_WAKE_INT_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_RX_PHY_WAKE_INT_STATUS"
          },
          "AUX_XUSB_TX_EOF_INT_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XUSB_TX_EOF_INT_STATUS"
          },
          "AUX_FAUX_TX_EOF_INT_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAUX_TX_EOF_INT_STATUS"
          },
          "AUX_MAUX_TX_EOF_INT_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_TX_EOF_INT_STATUS"
          },
          "AUX_XUSB_TX_SOF_INT_EN": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XUSB_TX_SOF_INT_STATUS"
          },
          "AUX_FAUX_TX_SOF_INT_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAUX_TX_SOF_INT_STATUS"
          },
          "AUX_MAUX_TX_SOF_INT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_TX_SOF_INT_STATUS"
          },
          "AUX_XUSB_RX_ERR_INT_EN": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XUSB_RX_ERR_INT_STATUS"
          },
          "AUX_FAUX_RX_ERR_INT_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAUX_RX_ERR_INT_STATUS"
          },
          "AUX_MAUX_RX_ERR_INT_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_RX_ERR_INT_STATUS"
          },
          "AUX_XUSB_RX_EOF_INT_EN": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XUSB_RX_EOF_INT_STATUS"
          },
          "AUX_FAUX_RX_EOF_INT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAUX_RX_EOF_INT_STATUS"
          },
          "AUX_MAUX_RX_EOF_INT_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_RX_EOF_INT_STATUS"
          },
          "AUX_XUSB_RX_SOF_INT_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for XUSB_RX_SOF_INT_STATUS"
          },
          "AUX_FAUX_RX_SOF_INT_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for FAUX_RX_SOF_INT_STATUS"
          },
          "AUX_MAUX_RX_SOF_INT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "enable for MAUX_RX_SOF_INT_STATUS"
          }
        }
      },
      "AUX_SPARE0": {
        "Offset": 12,
        "Description": "Spare RW registers.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_SPARE0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Spare registers for ECO."
          }
        }
      },
      "AUX_ANALOG_PORT_STATUS": {
        "Offset": 16,
        "Description": "Read-only status of combinatorial signals between Analog/Custom and RTL.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.  FAUX data and clock are not represented in this register.  These values reflect the settings from POLARITY_CTRL unless otherwise stated.",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_ANALOG_SQREFCTL_VAL": {
            "Position": [
              11,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_sqrefctl."
          },
          "AUX_ANALOG_SQDET_STOP_VAL": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_sqdet_stop."
          },
          "AUX_ANALOG_SQDET_VAL": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Raw input value of afe_aux_sqdet.  Not affected by SQDET_POL"
          },
          "AUX_ANALOG_PI_FREEZE_EN_VAL": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_pi_freeze_en."
          },
          "AUX_ANALOG_CDR_INIT_N_VAL": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_cdr_init_n."
          },
          "AUX_ANALOG_MAUX_RX_DATA_VAL": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Raw input value of afe_maux_rx_data.  Not affected by MAUX_RX_DATA_POL"
          },
          "AUX_ANALOG_MAUX_TX_DATA_VAL": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_maux_tx_data."
          },
          "AUX_ANALOG_TX_MAUXMODE_VAL": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_tx_mauxmode."
          },
          "AUX_ANALOG_TX_OE_VAL": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_tx_oe."
          },
          "AUX_ANALOG_MAUX_RX_OE_VAL": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_maux_rx_oe."
          },
          "AUX_ANALOG_TERM_EN_VAL": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_term_en."
          },
          "AUX_ANALOG_VCMEN_N_VAL": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "current value of afe_aux_vcmen_n."
          }
        }
      },
      "AUX_ANALOG_FAUX_PI_CDR_CTRL": {
        "Offset": 20,
        "Description": "FAUX CDR/PI freeze/reset control",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000008",
        "Bits": {
          "AUX_ANALOG_FORCE_CDR_INIT_N": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Force FAUX CDR into reset_n (active-low, just like afe_aux_cdr_init_n)."
          },
          "AUX_ANALOG_FORCE_PI_FREEZE_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force-freeze FAUX PI."
          },
          "AUX_ANALOG_PI_CTRL_MODE": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FAUX CDR/PI control mode select.00 = 01 = 10 = 11 ="
          }
        }
      },
      "AUX_ANALOG_SQREFCTL_LEVELS": {
        "Offset": 24,
        "Description": "Squelch-detector reference-voltage control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00007C0A",
        "Bits": {
          "AUX_ANALOG_FORCE_SQDET_STOP": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force afe_aux_sqdet_stop <= 1'b1.  This disables squelch detector."
          },
          "AUX_ANALOG_FORCE_SQREFCTL": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force CURR_SQREFCTL <= DFLT_SQREFCTL."
          },
          "AUX_ANALOG_MAX_SQREFCTL": {
            "Position": [
              10,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Maximum allowable value of afe_aux_sqrefctl."
          },
          "AUX_ANALOG_MIN_SQREFCTL": {
            "Position": [
              5,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum allowable value of afe_aux_sqrefctl."
          },
          "AUX_ANALOG_DFLT_SQREFCTL": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Default starting value of afe_aux_sqrefctl."
          }
        }
      },
      "AUX_ANALOG_POLARITY_CTRL": {
        "Offset": 28,
        "Description": "Polarity control on interface signals between analog and core.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain. 1'b0 = normal polarity (active-low for signals ending in _n, active-high for all others. 1'b1 = reversed polarity (active-high for signals ending in _n, active-low for all others.",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_ANALOG_SQDET_STOP_POL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_sqdet_stop."
          },
          "AUX_ANALOG_SQDET_POL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_sqdet."
          },
          "AUX_ANALOG_PI_FREEZE_EN_POL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_pi_freeze_en."
          },
          "AUX_ANALOG_CDR_INIT_N_POL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_cdr_init_n."
          },
          "AUX_ANALOG_MAUX_RX_DATA_POL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_maux_rx_data."
          },
          "AUX_ANALOG_MAUX_TX_DATA_POL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_maux_tx_data."
          },
          "AUX_ANALOG_TX_MAUXMODE_POL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_tx_mauxmode."
          },
          "AUX_ANALOG_TX_OE_POL": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_tx_oe."
          },
          "AUX_ANALOG_MAUX_RX_OE_POL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_maux_rx_oe."
          },
          "AUX_ANALOG_TERM_EN_POL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_term_en."
          },
          "AUX_ANALOG_VCMEN_N_POL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Polarity control for afe_aux_vcmen_n."
          }
        }
      },
      "AUX_ANALOG_BUS_TURNAROUND_CTRL": {
        "Offset": 32,
        "Description": "Controls Rx<->Tx bus turnaround times.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xC3FF7FFF",
        "Write Mask": "0xC3FF7FFF",
        "Reset Value": "0x01447BC4",
        "Bits": {
          "AUX_ANALOG_FORCE_VCMEN_N": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force afe_aux_vcmen_n to 1'b1 (OFF) always.  Polarity bit can be used to set to static 1'b0"
          },
          "AUX_ANALOG_FORCE_TERM_EN": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Force afe_aux_term_en to 1'b1 (ON) always.  Polarity bit can be used to set to static 1'b0"
          },
          "AUX_ANALOG_RX_VCMEN_CNT": {
            "Position": [
              21,
              25
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Trxafe_auxrx_vcmen, in clocks.  Nominally 50ns"
          },
          "AUX_ANALOG_TX_DISABLE_CNT": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Trxafe_auxtx_disable, in clocks.  Nominally 20ns"
          },
          "AUX_ANALOG_TX_TERM_CNT": {
            "Position": [
              10,
              14
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Trxafe_auxtx_term_cnt, in clocks.  Nominally 50ns"
          },
          "AUX_ANALOG_TURNAROUND_CNT": {
            "Position": [
              5,
              9
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Trxafe_aux_turnaround, in clocks.  Nominally 0ns"
          },
          "AUX_ANALOG_RX_DISABLE_CNT": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Trxafe_rxaux_disable, in clocks.  Nominally 20ns."
          }
        }
      },
      "AUX_ANALOG_HW_BUS_TURNAROUND_CTRL": {
        "Offset": 36,
        "Description": "Controls Rx<->Tx bus turnaround times.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000040",
        "Bits": {
          "AUX_ANALOG_HW_TURNAROUND_CNT": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Trxafe_aux_turnaround, in clocks.  Nominally 0ns"
          }
        }
      },
      "AUX_MAUX_PHY_CONTROL_0": {
        "Offset": 40,
        "Description": "MAUX PHY control register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFF3F0FFF",
        "Write Mask": "0xFF3F0FFF",
        "Reset Value": "0x423E0A64",
        "Bits": {
          "AUX_MAUX_HALF_UI_PERIOD_LP": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Average 1/2 UI period (in lposc clocks) for"
          },
          "AUX_MAUX_SEND_PHY_WAKE": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This register is set to send phy_wake. DO_TRANSMIT bitshould be set along with this register"
          },
          "AUX_MAUX_SEND_PHY_WAKE_ACK": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This register is set to send phy_wake_ack. DO_TRANSMIT bitshould be set along with this register"
          },
          "AUX_MAUX_ALPM_EN": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "MAUX ALPM RTL enable."
          },
          "AUX_MAUX_RX_EN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "MAUX Rx RTL enable."
          },
          "AUX_MAUX_DETECT_PHY_WAKE_EARLY": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000001"
          },
          "AUX_MAUX_TX_SYNC_COUNT": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Number of Manchester-II encoded 0's to send in AUX preamble"
          },
          "AUX_MAUX_DEBOUNCE_LEN": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Number of clocks to debounce inbound Manchester-II AUX data.  This is after meta-flop, and the actual number of clocks is MAUX_DEBOUNCE_LEN+2 (FIXME: check for accuracy)"
          },
          "AUX_MAUX_HALF_UI_PERIOD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000064",
            "Comment": "Average 1/2 UI period (in clocks) for both seeding the receiver and for driving transmit data."
          }
        }
      },
      "AUX_MAUX_PHY_STATUS_0": {
        "Offset": 44,
        "Description": "MAUX PHY status register 0.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_MAUX_MEAS_HALF_UI_PERIOD": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Measured 1/2 UI period (in clocks) of the last received Manchester-II encoded transaction"
          }
        }
      },
      "AUX_FAUX_PHY_STATUS_0": {
        "Offset": 52,
        "Description": "FAUX PHY status register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FAUX_BIT_INVERT_RSLT": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Result of 8b/10b polarity detection.0 = FAUX polarity is correct.1 = FAUX polarity is inverted."
          },
          "AUX_FAUX_BIT_REVERSE_RSLT": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Result of 8b/10b bit-reversal detection.0 = FAUX is LSB-first.1 = FAUX is MSB-first."
          }
        }
      },
      "AUX_FAUX_PHY_CONTROL_0": {
        "Offset": 56,
        "Description": "FAUX PHY control register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x0000E830",
        "Bits": {
          "AUX_FAUX_RX_EN": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FAUX Rx RTL enable."
          },
          "AUX_FAUX_SCRAMBLER_EN": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable LFSR de/scrambling on FAUX packets."
          },
          "AUX_FAUX_CRC16_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable hardware calculation of CRC16 on FAUX packets."
          },
          "AUX_FAUX_COMMA_SYMBOL": {
            "Position": [
              4,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000283",
            "Comment": "8b/1b0 comma symbol.  8b/10b symbol alignment engine will attempt to find this 10-bit pattern and will align output data to comma boundary.  Alignment engine will check both positive and negative permutations of this register.  Register is defined in 8b/10b syntax as jhgf_iedcba.  Default value is K28.5+"
          },
          "AUX_FAUX_BIT_INVERT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FAUX_BIT_INVERT_DETECT=0, enables 8b/10b polarity inversion.  Before MCU/FSM disables automatic polarity detection, it is necessary to copy the value of FAUX_BIT_INVERT_RSLT to this register."
          },
          "AUX_FAUX_BIT_REVERSE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When FAUX_BIT_REVERSE_DETECT=0, enables 8b/10b bit reversal.  Before MCU/FSM disables automatic endian detection, it is necessary to copy the value of FAUX_BIT_REVERSE_RSLT to this register."
          },
          "AUX_FAUX_BIT_INVERT_DETECT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables automatic detection/correction of 8b/10b polarity inversion."
          },
          "AUX_FAUX_BIT_REVERSE_DETECT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enables automatic detection/correction of 8b/10b symbol bit order."
          }
        }
      },
      "AUX_FRAMER_SOURCE_MODE": {
        "Offset": 84,
        "Description": "AUX Framer Source-mode configuration register.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FRAMER_REPEATER_MODE_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To enable legacy pass through repeater mode"
          },
          "AUX_FRAMER_SOURCE_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Source-mode.0 = AUX port is configured as a sink-device1 = AUX port is configured as a source-device"
          }
        }
      },
      "AUX_FRAMER_XMT_CONTROL": {
        "Offset": 88,
        "Description": "AUX Transmit Control Register. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x000BFF07",
        "Write Mask": "0x0009FE07",
        "Reset Value": "0x00086206",
        "Bits": {
          "AUX_FRAMER_FW_RD_AUTORPLY_EN": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Firmware Read Auto Reply logic is enabled if set to 1"
          },
          "AUX_FRAMER_TIMER_ELAPSED": {
            "Position": [
              17
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AUX Timer to respond to an AUX request has expired"
          },
          "AUX_FRAMER_MASK_XMT_FRM_RD": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set for repeater mode to mask generation of xmt_framer_rd signal"
          },
          "AUX_FRAMER_IGNORE_MB_START_FOR_REPEATER": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Ignore mailbox start signal when in repeater mode"
          },
          "AUX_FRAMER_IGNORE_MB_START_WHEN_ESM_EN": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Ignore mailbox start signal when ESM xmt is in progress"
          },
          "AUX_FRAMER_IGNORE_MAILBOX_START": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Ignore mailbox start signal when HW ACK is being sent"
          },
          "AUX_FRAMER_XMT_DBG_SEL": {
            "Position": [
              11,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug bus select for XMT"
          },
          "AUX_FRAMER_USE_DPCD_HW_PROC": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enabled only when dpcd read via aux hardware logic"
          },
          "AUX_FRAMER_TIMER_ELAPSED_TRANSMIT_EN": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Enable transmission of reply from timeout"
          },
          "AUX_FRAMER_TRANSMIT_INPROGRESS": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Transmission in progress (Read-only)"
          },
          "AUX_FRAMER_AUTO_TX_AT_EOF": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Automatically begin transmission when EOF is written into XMT mailbox"
          },
          "AUX_FRAMER_TX_MAUXMODE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Transmission mode:0 = FAUX1 = MAUX"
          },
          "AUX_FRAMER_DO_TRANSMIT": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to trigger AUX transmission.  Data in mailbox will be transmitted based on TX_MAUXMODE register value.  Reading this register will always return '0'"
          }
        }
      },
      "AUX_FRAMER_RCV_CONTROL": {
        "Offset": 92,
        "Description": "AUX receive framer control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00003F37",
        "Write Mask": "0x00003837",
        "Reset Value": "0x00000834",
        "Bits": {
          "AUX_FRAMER_RCV_DBG_SEL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_FRAMER_ENABLE_RECEIVE_FLAGS": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "If set, INPROGRESS flags are enabled.  Toggle this on-off-on to reset flags"
          },
          "AUX_FRAMER_XUSB_RECEIVE_INPROGRESS": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAUX decoder believes it is receiving 8b10b-encoded XUSB data."
          },
          "AUX_FRAMER_FAUX_RECEIVE_INPROGRESS": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "FAUX decoder believes it is receiving 8b10b-encoded AUX data."
          },
          "AUX_FRAMER_MAUX_RECEIVE_INPROGRESS": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "MAUX decoder believes it is receiving Manchester-encoded data."
          },
          "AUX_FRAMER_CHECK_BAD_REPLY_COMMAND": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Check for bits[3:0] of first received byte != 0, and that at most 1 bit is set in bits[7:4].Only useful for source-side (TX) AUX to detect improperly formatted reply."
          },
          "AUX_FRAMER_ALLOW_LARGE_MAUX_TRANSACTIONS": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow received MAUX transaction payloads larger than 16 bytes?0 = assert interrupt if MAUX payload is larger than 0xF1 = allow large MAUX payloads (even though they 'violate' spec)"
          },
          "AUX_FRAMER_TRASH_FIRST_N_BYTES": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Trash first N received bytes.  RCV_CMD_ADDR will already store the first four bytes of request.  Setting this bit will save MCU cycles.  Recommended to set this = 4 for sink, 1 for source"
          }
        }
      },
      "AUX_FRAMER_REQUEST_COMMAND": {
        "Offset": 96,
        "Description": "AUX Command, Address, and Length fields.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FRAMER_REQ_COMMAND": {
            "Position": [
              28,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "requested DPCD Command[ 3: 0]"
          },
          "AUX_FRAMER_REQ_ADDRESS_B2": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "requested DPCD Address[19:16]"
          },
          "AUX_FRAMER_REQ_ADDRESS_B1": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "requested DPCD Address[15: 8]"
          },
          "AUX_FRAMER_REQ_ADDRESS_B0": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "requested DPCD Address[ 7: 0]"
          },
          "AUX_FRAMER_REQ_LEN": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "requested DPCD Transaction Length[7:0]"
          }
        }
      },
      "AUX_FRAMER_REPLY_STATUS": {
        "Offset": 100,
        "Description": "AUX reply status and total # bytes written to FIFO.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Defines": "skip_reset_regtest",
        "Read Mask": "0x0001F0FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FRAMER_AUTO_REPLY_FLAG": {
            "Position": [
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current RCV payload (was)/(is being) automatically replied to"
          },
          "AUX_FRAMER_REP_RSLT": {
            "Position": [
              12,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Reply result"
          },
          "AUX_FRAMER_REP_LEN": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Number of reply bytes, not including status byte"
          }
        }
      },
      "AUX_FRAMER_TIMEOUT_CONTROL": {
        "Offset": 104,
        "Description": "AUX timeout control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFCF",
        "Write Mask": "0xFFFFFFCF",
        "Reset Value": "0xB02049C0",
        "Bits": {
          "AUX_FRAMER_AUTO_ACK_LATE_READ_REQ": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When read reply is presented to XMT FIFO after TIMEOUT occurs, automatically reply with pending XMT FIFO data if next read request is identical."
          },
          "AUX_FRAMER_TIMEOUT_ACTION": {
            "Position": [
              28,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Action to take at timeout event.0 = Do nothing.1 = Replay request from XMT FIFO.2 = Reply with DEFER.3 = Reply with ACK.4 = Reply with NACK.5 = Reply intelligently (ACK writes, DEFER reads if FIFO empty, partial ACK reads if FIFO is !empty but reply hasn't been initiated yet).6 = Reply based on firmware read of Receive MB FIFO."
          },
          "AUX_FRAMER_NATIVE_AUTO_REPLY_ONLY": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When replying w/ NACK or DEFER, only use Native-AUX (no I2C-over-AUX)"
          },
          "AUX_FRAMER_NATURAL_TIMEOUT_EN": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "To enable the natural timeout feature"
          },
          "AUX_FRAMER_FAUX_TIMER": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000020",
            "Comment": "Timeout timer ticks, in aux_mailbox_intf_clk (27MHz - 270MHz, or DC), for Fast-AUX transactions."
          },
          "AUX_FRAMER_MAUX_TIMER": {
            "Position": [
              6,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000127",
            "Comment": "Timeout timer ticks, in usec, for Manchester-AUX transactions."
          },
          "AUX_FRAMER_TIMER_STOP_TRG": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Event that halts timeout counter.0 = detection of valid inbound transaction preamble1 = SYNC/START of inbound transaction2 = Preamble start of outbound transaction3 = SYNC/START of outbound transaction"
          },
          "AUX_FRAMER_TIMER_START_TRG": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Event that initiates timeout counter.0 = Timer start disabled1 = STOP of inbound transaction2 = STOP of outbound transaction"
          }
        }
      },
      "AUX_FRAMER_TRANSACTION_ID": {
        "Offset": 108,
        "Description": "Transaction IDs.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00000F0F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FRAMER_XMT_TRANS_ID": {
            "Position": [
              8,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Transmitter transaction ID"
          },
          "AUX_FRAMER_RCV_TRANS_ID": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Receiver transaction ID"
          }
        }
      },
      "AUX_FRAMER_SBMSG_POLYNOMIALS": {
        "Offset": 112,
        "Description": "Sideband Messaging CRC polynomials.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x3FFF3000",
        "Write Mask": "0x00003000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_FRAMER_CRC4_ERROR": {
            "Position": [
              29
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last RCV'd CRC8 was invalid"
          },
          "AUX_FRAMER_CRC8_ERROR": {
            "Position": [
              28
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Last RCV'd CRC8 was invalid"
          },
          "AUX_FRAMER_CRC4_VALUE": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Calculated CRC4 polynomial"
          },
          "AUX_FRAMER_CRC8_VALUE": {
            "Position": [
              16,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Calculated CRC8 polynomial"
          },
          "AUX_FRAMER_CRC_XMT_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC generation for outbound SBMsg"
          },
          "AUX_FRAMER_CRC_RCV_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable CRC checking of inbound SBMsg"
          }
        }
      },
      "AUX_FRAMER_XMT_AUTOREPLY_CFG": {
        "Offset": 116,
        "Description": "Configuration when timer elapsed is triggered.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00001FFF",
        "Reset Value": "0x00001372",
        "Bits": {
          "AUX_FRAMER_CLR_XMT_FIFO_REPEAT_RD_NOTRDY": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow clear of xmt FIFO for repeated read transactions"
          },
          "AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_RD": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set it clears RCV MB FIFO for read request on timeout"
          },
          "AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_WR": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set it clears RCV MB FIFO for write request on timeout"
          },
          "AUX_FRAMER_CLR_RCV_FIFO_ON_AUTOREPLY": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This bit has to be set to honor bit 10 and bit 11 above"
          },
          "AUX_FRAMER_CLR_XMT_FIFO_ON_AUTOREPLY": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "This bit has to be set to honor bit 0 and bit 1 above"
          },
          "AUX_FRAMER_RST_FW_RD_ON_TIMEOUT": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset fw_read bit when timer expired"
          },
          "AUX_FRAMER_RCV_SOF_2_RST_TIMER": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use rcv_sof interrupt to reset timer_elapsed_d"
          },
          "AUX_FRAMER_USE_MB_SAYS_START_2_RST_TIMER": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use mailbox_says_start signal to reset timer_elapsed_d"
          },
          "AUX_FRAMER_REP_DEFER_FOR_WR_NOFWRD": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Autoreply with DEFER for write request when fw has not read the MB FIFO"
          },
          "AUX_FRAMER_ALWAYS_REP_ACK_FOR_WR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Autoreply with ACK for write request"
          },
          "AUX_FRAMER_RELEASE_CLR_ON_RCV_SOF": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Release the clear of above FIFO when new aux request is received"
          },
          "AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_WR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "When set it clears XMT MB FIFO for write request on timeout"
          },
          "AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_RD": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When set it clears XMT MB FIFO for read request on timeout"
          }
        }
      },
      "AUX_XMT_MAILBOX_REG_CTRL": {
        "Offset": 132,
        "Description": "AUX transmit Mailbox FIFO Read/Write MUX control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00FFFF1F",
        "Write Mask": "0x00FF001F",
        "Reset Value": "0x00140010",
        "Bits": {
          "AUX_XMT_MAILBOX_SPIF_THRESH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to enable SPIF interface.If RCV mailbox, will enable SPIF DEN when mailbox has 'SPIF_THRESH' or more bytes (or EOF received), and will hold SPIF DEN high until mailbox is empty.if XMT mailbox, will enable SPIF RDY when mailbox has 'SPIF_THRESH' or less bytes, and will hold SPIF RDY high until mailbox is full (or EOF received)."
          },
          "AUX_XMT_MAILBOX_FIFO_LEVEL": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AUX transmit mailbox FIFO level"
          },
          "AUX_XMT_MAILBOX_NO_RD_WHEN_MT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "CYA bit for the changed in mailbox logic"
          },
          "AUX_XMT_MAILBOX_DBG_SEL": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for RCV mailbox"
          },
          "AUX_XMT_MAILBOX_REG_RD_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set control source / data target for AUX transmit FIFO reads.0 = SPIF interface1 = AUX_transmit_MAILBOX_FIFO_DATA register"
          },
          "AUX_XMT_MAILBOX_REG_WR_CTRL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set control & data source for AUX transmit FIFO writes.0 = SPIF interface1 = AUX_transmit_MAILBOX_FIFO_DATA register"
          }
        }
      },
      "AUX_XMT_MAILBOX_DATA": {
        "Offset": 136,
        "Description": "AUX Mailbox FIFO Read/Write access. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_XMT_MAILBOX_RDACK": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current Read is valid (Read-only)."
          },
          "AUX_XMT_MAILBOX_EOF": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Current write byte is last byte in transaction."
          },
          "AUX_XMT_MAILBOX_SOF": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Current write byte is 1st byte in transaction."
          },
          "AUX_XMT_MAILBOX_DAT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write or Read byte from mailbox FIFO."
          }
        }
      },
      "AUX_XMT_MAILBOX_CLR_CTRL": {
        "Offset": 140,
        "Description": "Clear and read-pointer write-triggered control for transmit mailbox FIFO. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00000077",
        "Write Mask": "0x00000077",
        "Reset Value": "0x00000014",
        "Bits": {
          "AUX_XMT_MAILBOX_SET_ON_WT": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Read-pointer SET controlled by write-trigger?0 = RD_SET to FIFO always takes value of RD_SET field1 = RD_SET to FIFO is gated w/ WT event."
          },
          "AUX_XMT_MAILBOX_RST_ON_WT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Read-pointer RESET controlled by write-trigger?0 = RD_RST to FIFO always takes value of RD_RST field1 = RD_RST to FIFO is gated w/ WT event."
          },
          "AUX_XMT_MAILBOX_CLR_ON_WT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clear controlled by write-trigger?0 = CLR to FIFO always takes value of CLR field1 = CLR to FIFO is gated w/ WT event."
          },
          "AUX_XMT_MAILBOX_RD_SET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Set transmit mailbox FIFO base read pointer."
          },
          "AUX_XMT_MAILBOX_RD_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset transmit mailbox FIFO read pointer back to base value."
          },
          "AUX_XMT_MAILBOX_CLR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear transmit mailbox FIFO read and write pointers."
          }
        }
      },
      "AUX_RCV_MAILBOX_REG_CTRL": {
        "Offset": 164,
        "Description": "AUX receive Mailbox FIFO Read/Write MUX control.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00FFFF1F",
        "Write Mask": "0x00FF001F",
        "Reset Value": "0x00140010",
        "Bits": {
          "AUX_RCV_MAILBOX_SPIF_THRESH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Threshold to enable SPIF interface.If RCV mailbox, will enable SPIF DEN when mailbox has 'SPIF_THRESH' or more bytes (or EOF received), and will hold SPIF DEN high until mailbox is empty.if XMT mailbox, will enable SPIF RDY when mailbox has 'SPIF_THRESH' or less bytes, and will hold SPIF RDY high until mailbox is full (or EOF received)."
          },
          "AUX_RCV_MAILBOX_FIFO_LEVEL": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "AUX receive mailbox FIFO level"
          },
          "AUX_RCV_MAILBOX_NO_RD_WHEN_MT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "CYA bit for the changed in mailbox logic"
          },
          "AUX_RCV_MAILBOX_DBG_SEL": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug select for RCV mailbox"
          },
          "AUX_RCV_MAILBOX_REG_RD_CTRL": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set control source / data target for AUX receive FIFO reads.0 = SPIF interface1 = AUX_receive_MAILBOX_FIFO_DATA register"
          },
          "AUX_RCV_MAILBOX_REG_WR_CTRL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Set control & data source for AUX receive FIFO writes.0 = SPIF interface1 = AUX_receive_MAILBOX_FIFO_DATA register"
          }
        }
      },
      "AUX_RCV_MAILBOX_DATA": {
        "Offset": 168,
        "Description": "AUX Mailbox FIFO Read/Write access. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Defines": "skip",
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_RCV_MAILBOX_RDACK": {
            "Position": [
              10
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Current Read is valid (Read-only)."
          },
          "AUX_RCV_MAILBOX_EOF": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Current write byte is last byte in transaction."
          },
          "AUX_RCV_MAILBOX_SOF": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Current write byte is 1st byte in transaction."
          },
          "AUX_RCV_MAILBOX_DAT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write or Read byte from mailbox FIFO."
          }
        }
      },
      "AUX_RCV_MAILBOX_CLR_CTRL": {
        "Offset": 172,
        "Description": "Clear and read-pointer write-triggered control for receive mailbox FIFO. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00000077",
        "Write Mask": "0x00000077",
        "Reset Value": "0x00000014",
        "Bits": {
          "AUX_RCV_MAILBOX_SET_ON_WT": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Read-pointer SET controlled by write-trigger?0 = RD_SET to FIFO always takes value of RD_SET field1 = RD_SET to FIFO is gated w/ WT event."
          },
          "AUX_RCV_MAILBOX_RST_ON_WT": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Read-pointer RESET controlled by write-trigger?0 = RD_RST to FIFO always takes value of RD_RST field1 = RD_RST to FIFO is gated w/ WT event."
          },
          "AUX_RCV_MAILBOX_CLR_ON_WT": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Clear controlled by write-trigger?0 = CLR to FIFO always takes value of CLR field1 = CLR to FIFO is gated w/ WT event."
          },
          "AUX_RCV_MAILBOX_RD_SET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Set receive mailbox FIFO base read pointer."
          },
          "AUX_RCV_MAILBOX_RD_RST": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Reset receive mailbox FIFO read pointer back to base value."
          },
          "AUX_RCV_MAILBOX_CLR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear receive mailbox FIFO read and write pointers."
          }
        }
      },
      "AUX_GTC_STEP_SIZE": {
        "Offset": 196,
        "Description": "Step size.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x50000000",
        "Bits": {
          "AUX_GTC_STEP_SIZE": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x50000000",
            "Comment": "GTC step size.  upper 4 bits are integer portion, lower 28 bits are fractional portion.  This should be  1000 / (clk freq in MHz ) ."
          }
        }
      },
      "AUX_GTC_VALUE": {
        "Offset": 200,
        "Description": "Current GTC value.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_VALUE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "GTC value"
          }
        }
      },
      "AUX_GTC_FIRST_COMMAND_EDGE": {
        "Offset": 204,
        "Description": "FIRST_COMMAND_EDGE GTC value.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_FIRST_COMMAND_EDGE": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "GTC value latched at first differential edge in MAUX COMMAND field."
          }
        }
      },
      "AUX_GTC_RECEPTION": {
        "Offset": 208,
        "Description": "GTC_RECEPTION time value.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_RECEPTION": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "GTC value latched at the completion of receiving the GTC value over AUX"
          }
        }
      },
      "AUX_GTC_PHASE_OFFSET": {
        "Offset": 212,
        "Description": "Apply GTC phase offset.  When register is written, value is added from current GTC value.  value treated as signed 2's compliment.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_PHASE_OFFSET": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "signed value to add to GTC during phase lock acquisition."
          }
        }
      },
      "AUX_GTC_CONFIG": {
        "Offset": 216,
        "Description": "GTC configuration.  Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00FF7FFF",
        "Write Mask": "0x00FF7FFF",
        "Reset Value": "0x0014751C",
        "Bits": {
          "AUX_GTC_LSCLK_PHASE_OFFSET": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Static offset to apply to GTC value when synchronized into LS_CLK, to account for delay through CDC"
          },
          "AUX_GTC_SKEW_OFFSET_ALLOWED": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Allow skew offset from source to be added to the GTC counter"
          },
          "AUX_GTC_NO_DEB_FIRST_EDGE_EN": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Use metaflopped maux_data instead of debounced one to meet firstedge detection within 10ns"
          },
          "AUX_GTC_RESET_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Reset of the local GTC counter to TX_GTC valued enabled"
          },
          "AUX_GTC_APPLY_XMT_FAUX_OFFSET": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Apply FAUX delay/phase offset to local GTC values (1st edge, during XMT)"
          },
          "AUX_GTC_APPLY_XMT_MAUX_OFFSET": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Apply MAUX delay/phase offset to local GTC values (1st edge, during XMT)"
          },
          "AUX_GTC_APPLY_RCV_FAUX_OFFSET": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Apply FAUX delay/phase offset to local GTC values (1st edge, reception, during RCV)"
          },
          "AUX_GTC_APPLY_RCV_MAUX_OFFSET": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Apply MAUX delay/phase offset to local GTC values (1st edge, reception, during RCV)"
          },
          "AUX_GTC_USE_FW_RESET_VALUE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use firmware configured value instead of hardware generated one"
          },
          "AUX_GTC_FIRST_EDGE_OF_REPLY_EN": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "This is to enable the capture of local gtc value to be sent to source"
          },
          "AUX_GTC_USE_REFERENCE_CNTR": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Use 32-bit input GTC for all operations.  Set this when another AUX port is a GTC slave, and thus is the master/reference GTC for the chip"
          },
          "AUX_GTC_XMT_EN": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Automatically merge GTC when 00057h/00157h is transmitted?"
          },
          "AUX_GTC_RECEPTION_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Store local GTC when external GTC is received?"
          },
          "AUX_GTC_FIRST_EDGE_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Store local GTC @ 1st edge after SYNC?"
          },
          "AUX_GTC_DEN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "GTC Data Enable.  Set this bit when GTC is trained and stable"
          },
          "AUX_GTC_CNT_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Enable GTC free-running counter"
          }
        }
      },
      "AUX_GTC_GTC_RESET_VALUE": {
        "Offset": 220,
        "Description": "RX GTC reset value.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_RX_RESET_VALUE_FW": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "source TX GTC value + (GTC_reception_value - First_command_edge_value)"
          }
        }
      },
      "AUX_GTC_GTC_RECEPTION_THRESH": {
        "Offset": 224,
        "Description": "RX GTC reception thresholds.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_RECEPTION_THRESH_MIN": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Minimum reception value difference"
          },
          "AUX_GTC_RECEPTION_THRESH_MAX": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Maximum reception value difference"
          }
        }
      },
      "AUX_GTC_GTC_OFFSET": {
        "Offset": 228,
        "Description": "RX GTC reception thresholds.",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_EDGE_CAPTURE_OFFSET": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "OFFset added to the reset value for edge capture issue"
          }
        }
      },
      "AUX_GTC_GTX_TX_VALUE": {
        "Offset": 232,
        "Description": "DPCD access register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_DPCD_TX_VALUE_3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_GTC_DPCD_TX_VALUE_2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_GTC_DPCD_TX_VALUE_1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_GTC_DPCD_TX_VALUE_0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_GTC_GTX_PHASE_CTRL": {
        "Offset": 236,
        "Description": "DPCD access register 0. Accessed on aux_mailbox_intf_clk (27MHz - 270MHz, or DC) domain.",
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_0": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_GTC_DPCD_RX_VALUE_PHASE_SKEW_CTRL": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_EVENT_TRIGGER": {
        "Offset": 576,
        "Description": "LTTPR ready triggers, write to this register triggers a strobe.",
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_WR_DONE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write to capability or PHy repeater DPCD address space is completed"
          },
          "AUX_LTTPR_RD_DONE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Non capability LTTPR DPCD address read response is ready"
          },
          "AUX_LTTPR_FW_CONFIG_CAP_UPDATED": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "FW has read the reply from DFP and updated it as per its PHY repeater capability"
          }
        }
      },
      "AUX_LTTPR_CTRL": {
        "Offset": 580,
        "Description": "Controls for LTTPR logic",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RESPONSE_TIMEOUT_VAL": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TIMEOUT value for the counter to send DEFER."
          },
          "AUX_LTTPR_PASS_CMD": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pass the response: ACK, NACK, DEFER to the UFP."
          },
          "AUX_LTTPR_UFP_RX_DBG_SEL": {
            "Position": [
              13,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Debug bus select for LTTPR UFP module."
          },
          "AUX_LTTPR_NONTRANSP_MODE_EN": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "When 0xF0003 is written with 0xAA, this register is set."
          },
          "AUX_LTTPR_ACK_CAP_DPCD_WO_WR_DONE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Send ACK for capability dpcd address without receiving WR_DONE."
          },
          "AUX_LTTPR_IGNORE_DAT_RDY_EN": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For capability, DFP data is needed for comparison,we can ignore the DFP data if needed, though not recommended."
          },
          "AUX_LTTPR_SEND_DEFER_IN_ERROR": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "CYA register to send DEFER"
          },
          "AUX_LTTPR_PASS_NON_ACK_RD_REPLY": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "For read if ACK is not received then pass the response unmodified"
          },
          "AUX_LTTPR_MISSED_DAT_RDY_ALLOWED": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware triggers RDY after the response is received from DFP"
          },
          "AUX_LTTPR_WR_REPLY_PASS_THRU": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Pass through DFP reply for AUX write request"
          },
          "AUX_LTTPR_SEND_DEFER_WHEN_NOT_RDY": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Send DEFER when Firmware has not responded with RDY"
          },
          "AUX_LTTPR_USE_MAILBOX": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LTTPR request and responses are sent using mailbox"
          },
          "AUX_LTTPR_REPEATER_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LTTPR functionality is enabled for transparent/non-transparent mode"
          },
          "AUX_LTTPR_USE_FW_CONFIG_CAPABILITY": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Firmware configures all the responses for capability/ID address space"
          },
          "AUX_LTTPR_CLK_GATE": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_SOFT_RST": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_DATA_BYTES_0_3": {
        "Offset": 584,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RD_DATA_BYTE3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_DATA_BYTES_4_7": {
        "Offset": 588,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RD_DATA_BYTE7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_DATA_BYTES_11_8": {
        "Offset": 592,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RD_DATA_BYTE11": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE10": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE9": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_DATA_BYTES_15_12": {
        "Offset": 596,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RD_DATA_BYTE15": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE14": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE13": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_DATA_BYTE12": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_CAP_ID_BYTES_0_3": {
        "Offset": 600,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_CAP_ID_DATA_BYTE3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_CAP_ID_BYTES_4_7": {
        "Offset": 604,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_CAP_ID_DATA_BYTE7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_CAP_ID_DATA_BYTE4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_CTRL1": {
        "Offset": 608,
        "Description": "Data storage for firmware response",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_PHY_RPTR_MAX_LANE_CNT": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_PHY_RPTR_MAX_LINK_RATE": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_PHY_RPTR_MODE": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_PHY_RPTR_CNT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_UFP_CTRL": {
        "Offset": 612,
        "Description": "Controls for UFP module",
        "Read Mask": "0x3FFFFFFF",
        "Write Mask": "0x3FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_FORCE_RPTR_9PLUS_ADDR": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_8_ADDR": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_7_ADDR": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_6_ADDR": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_5_ADDR": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_4_ADDR": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_3_ADDR": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_2_ADDR": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_1_ADDR": {
            "Position": [
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_CAPABILITY_ADDR": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RST_AUX_PEND_ON_NEW_REQ": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RST_AUX_PEND": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_LEN_CALC_BIT": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_FORCE_RPTR_CNT": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_PHY_RPTR_EXT_WAIT_TIMEOUT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_1": {
        "Offset": 616,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_CAPABILITY_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_2": {
        "Offset": 620,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_CAPABILITY_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_3": {
        "Offset": 624,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_1_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_4": {
        "Offset": 628,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_1_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_5": {
        "Offset": 632,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_2_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_6": {
        "Offset": 636,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_2_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_7": {
        "Offset": 640,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_3_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_8": {
        "Offset": 644,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_3_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_9": {
        "Offset": 648,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_4_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_10": {
        "Offset": 652,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_4_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_11": {
        "Offset": 656,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_5_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_12": {
        "Offset": 660,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_5_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_13": {
        "Offset": 664,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_6_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_14": {
        "Offset": 668,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_6_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_15": {
        "Offset": 672,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_7_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_16": {
        "Offset": 676,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_7_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_17": {
        "Offset": 680,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_8_START_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_RPTR_ADDR_CONFIG_18": {
        "Offset": 684,
        "Description": "Repeater address configuration",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RPTR_8_END_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_LTTPR_UFP_STATUS0": {
        "Offset": 688,
        "Description": "Status",
        "Read Mask": "0x0000FF07",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_AUX_PEND_REQ_LEN": {
            "Position": [
              8,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_RD_REQ_RCVD": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_WR_REQ_RCVD": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000"
          },
          "AUX_LTTPR_AUX_PEND": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_LTTPR_UFP_STATUS1": {
        "Offset": 692,
        "Description": "Status",
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_AUX_PEND_ADDR": {
            "Position": [
              0,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000"
          }
        }
      },
      "AUX_LTTPR_DFP_CTRL": {
        "Offset": 696,
        "Description": "Status",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "AUX_LTTPR_RST_LTTPR_DONE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000"
          }
        }
      }
    },
    "Address": "0x21020000",
    "Size": 49152
  },
  "DISP_CTRL": {
    "Register": {
      "PROTECT_REG": {
        "Offset": 0,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "EMS_RST": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "EMS Reset"
          }
        }
      },
      "DISP_STATE_CTRL": {
        "Offset": 4,
        "Read Mask": "0x00000087",
        "Write Mask": "0x00000087",
        "Reset Value": "0x00000000",
        "Bits": {
          "MODE_MST": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Stream type selection%%0A0: Single stream mode%%0A1: Multi stream mode"
          },
          "DISPON": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display Control%%0A0: Display On%%0A1: Display Off"
          },
          "SLEEPOUT": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display State Control%%0A0: Enter Sleep mode%%0A1: Exit Sleep mode"
          },
          "DISP_READY": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timming Controller reset%%0A1: Release standby reset"
          }
        }
      },
      "RD_DISP_STATUS": {
        "Offset": 8,
        "Read Mask": "0x0000007F",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0000007C",
        "Bits": {
          "RD_DISP_FAIL_DET": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Read Fail detection status"
          },
          "RD_APO_IN": {
            "Position": [
              4,
              5
            ],
            "Type": "R",
            "Reset": "0x00000003",
            "Comment": "Read APO pin status"
          },
          "RD_FAIL_DET_IN": {
            "Position": [
              2,
              3
            ],
            "Type": "R",
            "Reset": "0x00000003",
            "Comment": "Read FAIL_DET_IN pin status"
          },
          "RD_DBIST": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read DBIST pin status"
          },
          "RD_DISPON": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read Dislay On Status"
          }
        }
      },
      "DISP_INT_CLR": {
        "Offset": 12,
        "Defines": "skip_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "DISP_INT_CLR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Clear display Interupt %%0A[7]: VSYNC1_INT%%0A[6]: VSYNC0_INT%%0A[5]: LED_FIFO1_INT%%0A[4]: LED_FIFO0_INT%%0A[3]: GENERIC1_INT%%0A[2]: GENERIC0_INT%%0A[1]: APO_INT%%0A[0]: FAIL_DET_INT"
          }
        }
      },
      "FAIL_DET_CTRL": {
        "Offset": 16,
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x0000000D",
        "Bits": {
          "LED_DRV_FAILB": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LED driver fault detection"
          },
          "EDP_LOCK_FLG": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "eDP Link Training Lock detection.%%0AFirmware sets this regiser to 1 when eDP link training establish.%%0A0: Unlock%%0A1: Lock"
          },
          "FAIL_DET_JUDGE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Fail detection judgment"
          }
        }
      },
      "FAIL_DET_RST": {
        "Offset": 20,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "RST_FAIL_DET": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Fail detection hold register reset"
          }
        }
      },
      "RD_FAIL_DET_P0": {
        "Offset": 24,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "RD_FAIL_DET0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "Fail detection status"
          }
        }
      },
      "RD_FAIL_DET_P1": {
        "Offset": 28,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "RD_FAIL_DET1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "Fail detection status"
          }
        }
      },
      "TEST_MON_CTRL": {
        "Offset": 32,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_TMXSEL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "T_TOM_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "T_TOM_BIT_SEL": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "T_TOM": {
            "Position": [
              0,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P0": {
        "Offset": 36,
        "Read Mask": "0x0007FF87",
        "Write Mask": "0x0007FF87",
        "Reset Value": "0x00000004",
        "Bits": {
          "T_CEN": {
            "Position": [
              8,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "RCLK_DIVRST": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "RCLK_DIV": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P1": {
        "Offset": 40,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CEN_PIX0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P2": {
        "Offset": 44,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CEN_PIX1": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P3": {
        "Offset": 48,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CEN_LVDS": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P4": {
        "Offset": 52,
        "Read Mask": "0x000007FF",
        "Write Mask": "0x000007FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CGT": {
            "Position": [
              0,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P5": {
        "Offset": 56,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CGT_PIX0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P6": {
        "Offset": 60,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CGT_PIX1": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "CLK_CTRL_P7": {
        "Offset": 64,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "T_CGT_LVDS": {
            "Position": [
              0,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "LED_GSCLK_EN": {
        "Offset": 68,
        "Defines": "skip_regtest",
        "Read Mask": "0x0000000F",
        "Write Mask": "0x0000000F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LED_VSYNC1_EN": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_VSYNC0_EN": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_GSCLK1_EN": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_GSCLK0_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "FAIL_DET_EN_P0": {
        "Offset": 72,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FAIL_DET_EN0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "FAIL_DET_EN_P1": {
        "Offset": 76,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "FAIL_DET_EN1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "FAIL_DET_PIN_CTRL": {
        "Offset": 80,
        "Read Mask": "0x00FFFFF7",
        "Write Mask": "0x00FFFFF7",
        "Reset Value": "0x00772000",
        "Bits": {
          "APO_FILT_ADJ": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "TBD"
          },
          "FAIL_DET_FILT_ADJ": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "TBD"
          },
          "FAIL_DET_HI_LOCKOFF": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "TBD"
          },
          "FAIL_DET_HI_LOCK": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "EDP_LOCK_FLG_FIX": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "FAIL_DET_FIX": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "FAIL_DET_POL2": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "FAIL_DET_POL1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "FAIL_DET_WAVE_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "LED_GPIO_CTRL": {
        "Offset": 84,
        "Read Mask": "0x0003FFFF",
        "Write Mask": "0x0003FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LEDPWM_VSYNC_SEL": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_VSYNC1_WIDTH": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_VSYNC0_WIDTH": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_GSCLK1_DIV": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "LED_GSCLK0_DIV": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "LVDS_MAP_P0": {
        "Offset": 4096,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x967E0000",
        "Bits": {
          "LVDS_PORT_EN_P0": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P0": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P0": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P0": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000167E",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P0": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_MAP_P1": {
        "Offset": 4100,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x967F0001",
        "Bits": {
          "LVDS_PORT_EN_P1": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P1": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P1": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P1": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x0000167F",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P1": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_MAP_P2": {
        "Offset": 4104,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PORT_EN_P2": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P2": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P2": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P2": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P2": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_MAP_P3": {
        "Offset": 4108,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PORT_EN_P3": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P3": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P3": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P3": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P3": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_MAP_P4": {
        "Offset": 4112,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PORT_EN_P4": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P4": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P4": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P4": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P4": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_MAP_P5": {
        "Offset": 4116,
        "Read Mask": "0xFFFF1FFF",
        "Write Mask": "0xFFFF1FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_PORT_EN_P5": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_SEL_P5": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_MAP_TYPE_P5": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ED_PIX_P5": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_ST_PIX_P5": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P0": {
        "Offset": 4120,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P0": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P0": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P0": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P0_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P0_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P0_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P0_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P0_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P0_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P0_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P0_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P0_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P0_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P1": {
        "Offset": 4124,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P1": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P1": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P1": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P1_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P1_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P1_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P1_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P1_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P1_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P1_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P1_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P1_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P1_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P2": {
        "Offset": 4128,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P2": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P2": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P2": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P2_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P2_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P2_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P2_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P2_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P2_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P2_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P2_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P2_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P2_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P3": {
        "Offset": 4132,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P3": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P3": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P3": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P3_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P3_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P3_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P3_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P3_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P3_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P3_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P3_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P3_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P3_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P4": {
        "Offset": 4136,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P4": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P4": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P4": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P4_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P4_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P4_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P4_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P4_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P4_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P4_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P4_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P4_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P4_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_LINK_P5": {
        "Offset": 4140,
        "Read Mask": "0xFF8FFFFF",
        "Write Mask": "0xFF8FFFFF",
        "Reset Value": "0x63834210",
        "Bits": {
          "LVDS_FORMAT_P5": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_CLKPTN_P5": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000063",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_BIT_P5": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P5_L4": {
            "Position": [
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P5_L4": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P5_L3": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P5_L3": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P5_L2": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P5_L2": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P5_L1": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P5_L1": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_INV_P5_L0": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_LANE_MUX_P5_L0": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_H_SYNC_ST0": {
        "Offset": 4144,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00400040",
        "Bits": {
          "ST0_LVDS_HBP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "LVDS link setting"
          },
          "ST0_LVDS_HSW": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_H_SYNC_ST1": {
        "Offset": 4148,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LVDS_HBP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "ST1_LVDS_HSW": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_TPG": {
        "Offset": 4152,
        "Read Mask": "0x007F1F3F",
        "Write Mask": "0x007F1F3F",
        "Reset Value": "0x00000000",
        "Bits": {
          "TPG_FIXDATA": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "TPG_TOGL_SEL": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "TPG_SYNC_SEL": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "TPG_INV_SEL": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "TPG_PAT_SEL": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          },
          "LVDS_TPGEN": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_CONT": {
        "Offset": 4156,
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "LVDS_CRC_ON": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P0": {
        "Offset": 4160,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P1": {
        "Offset": 4164,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P2": {
        "Offset": 4168,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P3": {
        "Offset": 4172,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P4": {
        "Offset": 4176,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P4": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "LVDS_CRC_P5": {
        "Offset": 4180,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "LVDS_CRC_P5": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "LVDS link setting"
          }
        }
      },
      "ST0_DISP_TIMING_P0": {
        "Offset": 8192,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x078000BB",
        "Bits": {
          "ST0_NL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000780",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_RTN": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000000BB",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_TIMING_P1": {
        "Offset": 8196,
        "Read Mask": "0x04FFFFFF",
        "Write Mask": "0x04FFFFFF",
        "Reset Value": "0x00040004",
        "Bits": {
          "ST0_VS_SYNC_MASK": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VBP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VFP": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_LVDS_SET": {
        "Offset": 8200,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000301",
        "Bits": {
          "ST0_LVDS_VBP": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_LVDS_VSW": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_VID_SET": {
        "Offset": 8204,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_VID_VS_DELAY": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_FUNC_P0": {
        "Offset": 8208,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000010",
        "Bits": {
          "ST0_EDP_RECOVER_TIME": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_EDP_RESTART_DELAY": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_EDP_RESTART_SYNC": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_EDP_RECOVER_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_FUNC_P1": {
        "Offset": 8212,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000520",
        "Bits": {
          "ST0_VV_LPF": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000520",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_FUNC_P2": {
        "Offset": 8216,
        "Read Mask": "0xC3FFFFFF",
        "Write Mask": "0xC3FFFFFF",
        "Reset Value": "0x400080FA",
        "Bits": {
          "ST0_VS_SYNC_SEL_VID": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VID_LEARN_ON": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VS_SYNC_SEL_DISP1": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VV_VBP": {
            "Position": [
              12,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VV_CPL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000000FA",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_FUNC_P3": {
        "Offset": 8220,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x000000A4",
        "Bits": {
          "ST0_EDP_ABD_DISPOFF": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_EDP_ABD_MODE": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_V2C_RECOVER_CLKS": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_V2C_RECOVER_ON": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VS_SYNC_SEL_PD1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_DISP_TIMING_P2": {
        "Offset": 8224,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_VS_SYNC_LINE_2ND_FW": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VS_SYNC_LINE_1ST_FW": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_TCON_TEST": {
        "Offset": 8228,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TCON_TEST": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_RD_SCAN_LINE": {
        "Offset": 8232,
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_RD_GTS": {
            "Position": [
              0,
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_RD_VID_SET": {
        "Offset": 8236,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00010000",
        "Bits": {
          "ST0_VID_LEARNED_CPL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VID_LEARNED_CPL_DITH": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST0_VSYNC_INT": {
        "Offset": 8240,
        "Read Mask": "0x0F01FFFF",
        "Write Mask": "0x0F01FFFF",
        "Reset Value": "0x08000000",
        "Bits": {
          "ST0_VSYNC_INT_WIDTH": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Timing Controller setting (Stream0)"
          },
          "ST0_VSYNC_INT_LINE": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream0)"
          }
        }
      },
      "ST1_DISP_TIMING_P0": {
        "Offset": 12288,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x078000BB",
        "Bits": {
          "ST1_NL": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000780",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_RTN": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000000BB",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_TIMING_P1": {
        "Offset": 12292,
        "Read Mask": "0x04FFFFFF",
        "Write Mask": "0x04FFFFFF",
        "Reset Value": "0x00040004",
        "Bits": {
          "ST1_VS_SYNC_MASK": {
            "Position": [
              26
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VBP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VFP": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_LVDS_SET": {
        "Offset": 12296,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000301",
        "Bits": {
          "ST1_LVDS_VBP": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_LVDS_VSW": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_VID_SET": {
        "Offset": 12300,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_VID_VS_DELAY": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_FUNC_P0": {
        "Offset": 12304,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000010",
        "Bits": {
          "ST1_EDP_RECOVER_TIME": {
            "Position": [
              4,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_EDP_RESTART_DELAY": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_EDP_RESTART_SYNC": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_EDP_RECOVER_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_FUNC_P1": {
        "Offset": 12308,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000520",
        "Bits": {
          "ST1_VV_LPF": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000520",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_FUNC_P2": {
        "Offset": 12312,
        "Read Mask": "0xC3FFFFFF",
        "Write Mask": "0xC3FFFFFF",
        "Reset Value": "0x400080FA",
        "Bits": {
          "ST1_VS_SYNC_SEL_VID": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VID_LEARN_ON": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VS_SYNC_SEL_DISP1": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VV_VBP": {
            "Position": [
              12,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VV_CPL": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000000FA",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_FUNC_P3": {
        "Offset": 12316,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x000000A4",
        "Bits": {
          "ST1_EDP_ABD_DISPOFF": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_EDP_ABD_MODE": {
            "Position": [
              5,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_V2C_RECOVER_CLKS": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_V2C_RECOVER_ON": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VS_SYNC_SEL_PD1": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_DISP_TIMING_P2": {
        "Offset": 12320,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_VS_SYNC_LINE_2ND_FW": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VS_SYNC_LINE_1ST_FW": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_TCON_TEST": {
        "Offset": 12324,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TCON_TEST": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_RD_SCAN_LINE": {
        "Offset": 12328,
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_RD_GTS": {
            "Position": [
              0,
              16
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_RD_VID_SET": {
        "Offset": 12332,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00010000",
        "Bits": {
          "ST1_VID_LEARNED_CPL": {
            "Position": [
              16,
              31
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VID_LEARNED_CPL_DITH": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "ST1_VSYNC_INT": {
        "Offset": 12336,
        "Read Mask": "0x0F01FFFF",
        "Write Mask": "0x0F01FFFF",
        "Reset Value": "0x08000000",
        "Bits": {
          "ST1_VSYNC_INT_WIDTH": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Timing Controller setting (Stream1)"
          },
          "ST1_VSYNC_INT_LINE": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Timing Controller setting (Stream1)"
          }
        }
      },
      "TELL_TALE_ICON_CTL_P0": {
        "Offset": 16384,
        "Read Mask": "0xFFFFFF01",
        "Write Mask": "0xFFFFFF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC_EN0": {
            "Position": [
              8,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_ST_SEL": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_CTL_P1": {
        "Offset": 16388,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC_EN1": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_STATUS": {
        "Offset": 16392,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICON_DL_ERR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_DISP_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_SIZE": {
        "Offset": 16396,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICON_SIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "ICON_RAM_CTRL_P0": {
        "Offset": 16400,
        "Defines": "skip_regtest",
        "Read Mask": "0x00007FFF",
        "Write Mask": "0x00007FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICONM_ADDR": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "ICON_RAM_CTRL_P1": {
        "Offset": 16404,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICONM_WR_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "ICON_RAM_CTRL_P2": {
        "Offset": 16408,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICONM_RD_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P0": {
        "Offset": 16412,
        "Read Mask": "0xFFFFFF80",
        "Write Mask": "0xFFFFFF80",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC_COL0_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL0_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL0_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL_CMD": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P1": {
        "Offset": 16416,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FF0000",
        "Bits": {
          "ALIC_COL2_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL1_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL1_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL1_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P2": {
        "Offset": 16420,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF0000FF",
        "Bits": {
          "ALIC_COL3_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL3_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL2_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL2_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P3": {
        "Offset": 16424,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FFFF",
        "Bits": {
          "ALIC_COL4_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL4_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL4_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL3_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P4": {
        "Offset": 16428,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF00FF",
        "Bits": {
          "ALIC_COL6_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL5_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL5_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL5_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P5": {
        "Offset": 16432,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFF00FF",
        "Bits": {
          "ALIC_COL7_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL7_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL6_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC_COL6_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_COLOR_P6": {
        "Offset": 16436,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x000000FF",
        "Bits": {
          "ALIC_COL7_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_CRC_STATUS": {
        "Offset": 16440,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000001",
        "Bits": {
          "ICON_CRC_ERR_FLG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_CRC_RDATA": {
        "Offset": 16444,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ICON_CRC_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_MODE": {
        "Offset": 16448,
        "Read Mask": "0x00E7F3B1",
        "Write Mask": "0x00E7F3B1",
        "Reset Value": "0x00000000",
        "Bits": {
          "ICON_CRC_ERR_SEL": {
            "Position": [
              21,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_CRC_POLY": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_CRC_CYC": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_CRC_MANU": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_CRC_AUTO": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "OSD_EN": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ICON_LDWT_MODE": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "TTICON_MODE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P0": {
        "Offset": 16452,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC_USE_REG": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P1": {
        "Offset": 16456,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC01_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC01_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P2": {
        "Offset": 16460,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC01_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC01_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P3": {
        "Offset": 16464,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC02_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC02_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P4": {
        "Offset": 16468,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC02_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC02_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P5": {
        "Offset": 16472,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC03_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC03_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P6": {
        "Offset": 16476,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC03_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC03_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P7": {
        "Offset": 16480,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC04_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC04_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P8": {
        "Offset": 16484,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC04_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC04_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P9": {
        "Offset": 16488,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC05_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC05_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P10": {
        "Offset": 16492,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC05_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC05_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P11": {
        "Offset": 16496,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC06_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC06_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P12": {
        "Offset": 16500,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC06_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC06_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P13": {
        "Offset": 16504,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC07_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC07_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P14": {
        "Offset": 16508,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC07_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC07_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P15": {
        "Offset": 16512,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC08_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC08_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P16": {
        "Offset": 16516,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC08_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC08_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P17": {
        "Offset": 16520,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC09_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC09_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P18": {
        "Offset": 16524,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC09_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC09_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P19": {
        "Offset": 16528,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC10_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC10_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P20": {
        "Offset": 16532,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC10_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC10_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P21": {
        "Offset": 16536,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC11_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC11_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P22": {
        "Offset": 16540,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC11_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC11_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P23": {
        "Offset": 16544,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC12_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC12_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P24": {
        "Offset": 16548,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC12_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC12_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P25": {
        "Offset": 16552,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC13_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC13_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P26": {
        "Offset": 16556,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC13_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC13_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P27": {
        "Offset": 16560,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC14_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC14_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P28": {
        "Offset": 16564,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC14_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC14_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P29": {
        "Offset": 16568,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC15_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC15_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P30": {
        "Offset": 16572,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC15_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC15_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P31": {
        "Offset": 16576,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC16_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC16_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P32": {
        "Offset": 16580,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC16_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC16_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P33": {
        "Offset": 16584,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC17_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC17_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P34": {
        "Offset": 16588,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC17_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC17_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P35": {
        "Offset": 16592,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC18_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC18_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P36": {
        "Offset": 16596,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC18_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC18_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P37": {
        "Offset": 16600,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC19_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC19_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P38": {
        "Offset": 16604,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC19_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC19_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P39": {
        "Offset": 16608,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC20_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC20_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P40": {
        "Offset": 16612,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC20_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC20_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P41": {
        "Offset": 16616,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC21_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC21_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P42": {
        "Offset": 16620,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC21_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC21_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P43": {
        "Offset": 16624,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC22_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC22_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P44": {
        "Offset": 16628,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC22_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC22_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P45": {
        "Offset": 16632,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC23_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC23_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P46": {
        "Offset": 16636,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC23_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC23_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P47": {
        "Offset": 16640,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC24_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC24_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P48": {
        "Offset": 16644,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC24_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC24_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P49": {
        "Offset": 16648,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC25_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC25_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P50": {
        "Offset": 16652,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC25_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC25_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P51": {
        "Offset": 16656,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC26_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC26_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P52": {
        "Offset": 16660,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC26_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC26_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P53": {
        "Offset": 16664,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC27_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC27_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P54": {
        "Offset": 16668,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC27_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC27_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P55": {
        "Offset": 16672,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC28_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC28_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P56": {
        "Offset": 16676,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC28_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC28_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P57": {
        "Offset": 16680,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC29_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC29_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P58": {
        "Offset": 16684,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC29_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC29_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P59": {
        "Offset": 16688,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC30_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC30_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P60": {
        "Offset": 16692,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC30_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC30_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P61": {
        "Offset": 16696,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC31_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC31_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P62": {
        "Offset": 16700,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC31_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC31_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P63": {
        "Offset": 16704,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC32_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC32_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P64": {
        "Offset": 16708,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC32_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC32_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P65": {
        "Offset": 16712,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC33_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC33_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P66": {
        "Offset": 16716,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC33_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC33_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P67": {
        "Offset": 16720,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC34_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC34_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P68": {
        "Offset": 16724,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC34_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC34_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P69": {
        "Offset": 16728,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC35_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC35_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P70": {
        "Offset": 16732,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC35_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC35_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P71": {
        "Offset": 16736,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC36_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC36_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P72": {
        "Offset": 16740,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC36_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC36_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P73": {
        "Offset": 16744,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC37_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC37_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P74": {
        "Offset": 16748,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC37_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC37_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P75": {
        "Offset": 16752,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC38_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC38_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P76": {
        "Offset": 16756,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC38_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC38_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P77": {
        "Offset": 16760,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC39_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC39_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P78": {
        "Offset": 16764,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC39_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC39_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P79": {
        "Offset": 16768,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC40_YSIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC40_XSIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "TELL_TALE_ICON_DEBUG_P80": {
        "Offset": 16772,
        "Read Mask": "0x0FFF3FFF",
        "Write Mask": "0x0FFF3FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ALIC40_YPOS": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          },
          "ALIC40_XPOS": {
            "Position": [
              0,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Tall Tale Icon setting"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P0": {
        "Offset": 20480,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC1_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON1 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P1": {
        "Offset": 20484,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC2_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON2 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P2": {
        "Offset": 20488,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC3_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON3 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P3": {
        "Offset": 20492,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC4_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON4 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P4": {
        "Offset": 20496,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC5_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON5 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P5": {
        "Offset": 20500,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC6_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON6 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P6": {
        "Offset": 20504,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC7_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON7 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P7": {
        "Offset": 20508,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC8_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON8 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P8": {
        "Offset": 20512,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC9_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON9 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_WR_P9": {
        "Offset": 20516,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC10_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON10 CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_STATUS": {
        "Offset": 20520,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x000003FF",
        "Bits": {
          "ST0_ASCRC10_ERRFLAG": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON10 CRC status"
          },
          "ST0_ASCRC9_ERRFLAG": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON9 CRC status"
          },
          "ST0_ASCRC8_ERRFLAG": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON8 CRC status"
          },
          "ST0_ASCRC7_ERRFLAG": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON7 CRC status"
          },
          "ST0_ASCRC6_ERRFLAG": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON6 CRC status"
          },
          "ST0_ASCRC5_ERRFLAG": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON5 CRC status"
          },
          "ST0_ASCRC4_ERRFLAG": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON4 CRC status"
          },
          "ST0_ASCRC3_ERRFLAG": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON3 CRC status"
          },
          "ST0_ASCRC2_ERRFLAG": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON2 CRC status"
          },
          "ST0_ASCRC1_ERRFLAG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON1 CRC status"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P0": {
        "Offset": 20524,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC1_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON1 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P1": {
        "Offset": 20528,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC2_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON2 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P2": {
        "Offset": 20532,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC3_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON3 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P3": {
        "Offset": 20536,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC4_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON4 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P4": {
        "Offset": 20540,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC5_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON5 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P5": {
        "Offset": 20544,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC6_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON6 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P6": {
        "Offset": 20548,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC7_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON7 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P7": {
        "Offset": 20552,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC8_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON8 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P8": {
        "Offset": 20556,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC9_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON9 CRC data read(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_RD_P9": {
        "Offset": 20560,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_ASCRC10_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON10 CRC data read(Stream0)"
          }
        }
      },
      "ST0_PPT_UPDATE_CTL_P1": {
        "Offset": 20564,
        "Defines": "skip_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_PPT_UPDATE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIX_DMYREG": {
        "Offset": 20568,
        "Read Mask": "0x3FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_RD_HSYNC_COUNT": {
            "Position": [
              16,
              29
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_RD_DE_COUNT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_IP_CHECKSUM_P0": {
        "Offset": 20572,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_RD_IP_CHECKSUM0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IP CheckSum Status(Stream0)"
          }
        }
      },
      "ST0_IP_CHECKSUM_P1": {
        "Offset": 20576,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_RD_IP_CHECKSUM1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IP CheckSum Status(Stream0)"
          }
        }
      },
      "ST0_COEF_RAM_CTL_P0": {
        "Offset": 20580,
        "Defines": "skip_regtest",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_COEFM_ADDR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access address setting(Stream0)"
          }
        }
      },
      "ST0_COEF_RAM_CTL_P1": {
        "Offset": 20584,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_COEFM_WR_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access write data setting(Stream0)"
          }
        }
      },
      "ST0_COEF_RAM_CTL_P2": {
        "Offset": 20588,
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_COEFM_RD_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access read data(Stream0)"
          }
        }
      },
      "ST0_SHAPE_RAM_CTL_P0": {
        "Offset": 20592,
        "Defines": "skip_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SHAPEM_ADDR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access address setting(Stream0)"
          }
        }
      },
      "ST0_SHAPE_RAM_CTL_P1": {
        "Offset": 20596,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SHAPEM_WR_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access write data setting(Stream0)"
          }
        }
      },
      "ST0_SHAPE_RAM_CTL_P2": {
        "Offset": 20600,
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SHAPEM_RD_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access read data(Stream0)"
          }
        }
      },
      "ST0_PIXEL_CTL_P0": {
        "Offset": 20604,
        "Read Mask": "0xD9031FFF",
        "Write Mask": "0xD9031FFF",
        "Reset Value": "0x01001680",
        "Bits": {
          "ST0_PIX_PIN_SEL": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_LVB_SEL": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_DE_COMPENSATE_MODE": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_DMY6": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_SS": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_EPF": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_FHRE": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001680",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIXEL_CTL_P1": {
        "Offset": 20608,
        "Read Mask": "0xFFFFFEC7",
        "Write Mask": "0xFFFFFEC7",
        "Reset Value": "0x00FF0040",
        "Bits": {
          "ST0_PIX_DMY3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_DMY2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "TBD"
          },
          "ST0_PIX_LVPORT_SWAP": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_FLAG_POL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_DMY1": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_IP_CHECKSUM_STOP": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PIX_RESO_LP": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_IP_CHECKSUM_ON": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIX_SAFETY_P0": {
        "Offset": 20612,
        "Read Mask": "0x51FFFFDF",
        "Write Mask": "0x51FFFFDF",
        "Reset Value": "0x01201006",
        "Bits": {
          "ST0_LVLOCKOFF": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_COM_ENADTC": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_NCDEN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_DP_FAULT_DISCHARGE_TIME": {
            "Position": [
              21,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_DP_FAULT_TRANS_TIME": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_NORFLM": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_DP_FAULT_STOP_TIME": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_VSMSK": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_HSMSK": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_DP_FAULT_DET_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_ACLN": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "TBD"
          },
          "ST0_ACLNEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIX_SAFETY_P1": {
        "Offset": 20616,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x02D102D0",
        "Bits": {
          "ST0_TVDMAX": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x000002D1",
            "Comment": "TBD"
          },
          "ST0_TVDMIN": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000002D0",
            "Comment": "TBD"
          }
        }
      },
      "ST0_TIG_P0": {
        "Offset": 20620,
        "Read Mask": "0xFF07FF01",
        "Write Mask": "0xFF07FF01",
        "Reset Value": "0x00000300",
        "Bits": {
          "ST0_TIG_CYC1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_SEL": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_CYC0": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIGON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P1": {
        "Offset": 20624,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_CYC3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_CYC2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P2": {
        "Offset": 20628,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x06050804",
        "Bits": {
          "ST0_TIG_PAT04": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT03": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT02": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT01": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P3": {
        "Offset": 20632,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000007",
        "Bits": {
          "ST0_TIG_PAT08": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT07": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT06": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT05": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P4": {
        "Offset": 20636,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_PAT12": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT11": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT10": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT09": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P5": {
        "Offset": 20640,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_PAT16": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT15": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT14": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT13": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P6": {
        "Offset": 20644,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_PAT20": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT19": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT18": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT17": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P7": {
        "Offset": 20648,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_PAT24": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT23": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT22": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_PAT21": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P8": {
        "Offset": 20652,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_DUR16": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR15": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR14": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR13": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR12": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR11": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR09": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR08": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR07": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR06": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR05": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR04": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR03": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR02": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR01": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P9": {
        "Offset": 20656,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_FLK_SELECT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_GRAY_SELECT": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_VBW_SELECT": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR24": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR23": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR22": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR21": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR20": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR19": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR18": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_DUR17": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P10": {
        "Offset": 20660,
        "Read Mask": "0x03FF3F3F",
        "Write Mask": "0x03FF3F3F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIP_VBW_R": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_V_CHESS": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIG_H_CHESS": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P11": {
        "Offset": 20664,
        "Read Mask": "0x3FFFFFFF",
        "Write Mask": "0x3FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIP_FLK_R": {
            "Position": [
              20,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_VBW_B": {
            "Position": [
              10,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_VBW_G": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P12": {
        "Offset": 20668,
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIP_FLK_B": {
            "Position": [
              10,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_FLK_G": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P13": {
        "Offset": 20672,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIP_FREE_SLDIMG_G": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_FREE_SLDIMG_R": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P14": {
        "Offset": 20676,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIP_FREE_SLDIMG_B": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P15": {
        "Offset": 20680,
        "Read Mask": "0x03FF77FF",
        "Write Mask": "0x03FF77FF",
        "Reset Value": "0x007F0009",
        "Bits": {
          "ST0_TIP_BGCOLOR": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x0000007F",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_FGMODE": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_BGMODE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIGSTOP": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_DBISTMASK": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_THBP": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000009",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P16": {
        "Offset": 20684,
        "Read Mask": "0x7FFF03FF",
        "Write Mask": "0x7FFF03FF",
        "Reset Value": "0x01DF00FF",
        "Bits": {
          "ST0_TIP_FGX": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x000001DF",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_FGCOLOR": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P17": {
        "Offset": 20688,
        "Read Mask": "0x7FFF1FFF",
        "Write Mask": "0x7FFF1FFF",
        "Reset Value": "0x059F010D",
        "Bits": {
          "ST0_TIP_FGWIDTH": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000059F",
            "Comment": "Test Image generator Seting(Stream0)"
          },
          "ST0_TIP_FGY": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000010D",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_TIG_P18": {
        "Offset": 20692,
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00001FFF",
        "Reset Value": "0x00000329",
        "Bits": {
          "ST0_TIP_FGHIGHT": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000329",
            "Comment": "Test Image generator Seting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P0": {
        "Offset": 20696,
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_ASCRC_STOP": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_POLYNOMIAL_MODE": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_INPUT_MODE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_MODE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA10_SET": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA9_SET": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA8_SET": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA7_SET": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA6_SET": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA5_SET": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA4_SET": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA3_SET": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA2_SET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_AREA1_SET": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P1": {
        "Offset": 20700,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC1_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC1_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P2": {
        "Offset": 20704,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC1_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC1_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P3": {
        "Offset": 20708,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC2_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC2_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P4": {
        "Offset": 20712,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC2_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC2_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P5": {
        "Offset": 20716,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC3_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC3_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P6": {
        "Offset": 20720,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC3_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC3_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P7": {
        "Offset": 20724,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC4_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC4_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P8": {
        "Offset": 20728,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC4_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC4_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P9": {
        "Offset": 20732,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC5_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC5_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P10": {
        "Offset": 20736,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC5_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC5_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P11": {
        "Offset": 20740,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC6_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC6_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P12": {
        "Offset": 20744,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC6_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC6_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P13": {
        "Offset": 20748,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC7_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC7_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P14": {
        "Offset": 20752,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC7_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC7_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P15": {
        "Offset": 20756,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC8_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC8_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P16": {
        "Offset": 20760,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC8_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC8_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P17": {
        "Offset": 20764,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC9_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC9_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P18": {
        "Offset": 20768,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC9_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC9_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P19": {
        "Offset": 20772,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST0_ASCRC10_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC10_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_ASIL_CRC_P20": {
        "Offset": 20776,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST0_ASCRC10_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          },
          "ST0_ASCRC10_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream0)"
          }
        }
      },
      "ST0_COLOR_TEMP_P0": {
        "Offset": 20780,
        "Read Mask": "0xFFFFFF01",
        "Write Mask": "0xFFFFFF01",
        "Reset Value": "0x00000001",
        "Bits": {
          "ST0_CTA_PERIOD_DOWN": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream0)"
          },
          "ST0_CTA_PERIOD_UP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream0)"
          },
          "ST0_CT_SEL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream0)"
          },
          "ST0_CTA_AUTO": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Temprature setting(Stream0)"
          }
        }
      },
      "ST0_COLOR_TEMP_P1": {
        "Offset": 20784,
        "Read Mask": "0x00000077",
        "Write Mask": "0x00000077",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_CTA_METHOD_UP": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream0)"
          },
          "ST0_CTA_METHOD_DOWN": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P0": {
        "Offset": 20788,
        "Read Mask": "0x0003FFB7",
        "Write Mask": "0x0003FFB7",
        "Reset Value": "0x00000081",
        "Bits": {
          "ST0_DFRC_FULL_COLOR_ON": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_FRC_MODE_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_RPLUS": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_BPLUS": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_T_SEL": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DITHER_FRC_KIND": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P1": {
        "Offset": 20792,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x8B4D8B4D",
        "Bits": {
          "ST0_DFRC_G_Y_PARA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_G_X_PARA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_R_Y_PARA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_R_X_PARA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P2": {
        "Offset": 20796,
        "Read Mask": "0xF0FFFFFF",
        "Write Mask": "0xF0FFFFFF",
        "Reset Value": "0x00008B4D",
        "Bits": {
          "ST0_DFRC_B_O_PARA": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_R_O_PARA": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_G_O_PARA": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_B_Y_PARA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream0)"
          },
          "ST0_DFRC_B_X_PARA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P3": {
        "Offset": 20800,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5F28C693",
        "Bits": {
          "ST0_DITHER_FRAME_LUT0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x5F28C693",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P4": {
        "Offset": 20804,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x4E1BD7A0",
        "Bits": {
          "ST0_DITHER_FRAME_LUT1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x4E1BD7A0",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P5": {
        "Offset": 20808,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xF5826C39",
        "Bits": {
          "ST0_DITHER_FRAME_LUT2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xF5826C39",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P6": {
        "Offset": 20812,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xE4B17D0A",
        "Bits": {
          "ST0_DITHER_FRAME_LUT3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xE4B17D0A",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P7": {
        "Offset": 20816,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x294F5EA1",
        "Bits": {
          "ST0_DITHER_MATRIX_LUT0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x294F5EA1",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_FRC_P8": {
        "Offset": 20820,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xB0D6C738",
        "Bits": {
          "ST0_DITHER_MATRIX_LUT1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xB0D6C738",
            "Comment": "Frame Rate Control setting(Stream0)"
          }
        }
      },
      "ST0_PIX_IF_P0": {
        "Offset": 20824,
        "Read Mask": "0x000003EF",
        "Write Mask": "0x000003EF",
        "Reset Value": "0x00000205",
        "Bits": {
          "ST0_EDP_PSEL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "TBD"
          },
          "ST0_VSPL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_HSPL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_EPL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_LVFMT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_COLMOD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_DPSYNM": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIX_IF_P1": {
        "Offset": 20828,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00020008",
        "Bits": {
          "ST0_DPVFP": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "TBD"
          },
          "ST0_DPVBP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PIX_IF_P2": {
        "Offset": 20832,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00320008",
        "Bits": {
          "ST0_DPHFP": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "TBD"
          },
          "ST0_DPHBP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TBD"
          }
        }
      },
      "ST0_PPT_UPDATE_CTL_P0": {
        "Offset": 20836,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_PPT_UP_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST0_PPT_UP_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_DISP_MODE": {
        "Offset": 20840,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000006",
        "Bits": {
          "ST0_VIDEO_MODE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_DM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST0_RM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST0_RAM_TEST_P0": {
        "Offset": 20844,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_T_ADDCNVOFF_RD": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_ADDCNVOFF_WT": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_TRPD_TM": {
            "Position": [
              3,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_RAMOTRRD_AT_STR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_RAMOADD_AT_STR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_RAMD_AT_STR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          }
        }
      },
      "ST0_PIX_FUNC_TEST": {
        "Offset": 20848,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_TIG_PATH": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          },
          "ST0_T_MODE_BURNIN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream0)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P0": {
        "Offset": 24576,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC1_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON1 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P1": {
        "Offset": 24580,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC2_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON2 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P2": {
        "Offset": 24584,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC3_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON3 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P3": {
        "Offset": 24588,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC4_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON4 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P4": {
        "Offset": 24592,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC5_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON5 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P5": {
        "Offset": 24596,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC6_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON6 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P6": {
        "Offset": 24600,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC7_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON7 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P7": {
        "Offset": 24604,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC8_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON8 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P8": {
        "Offset": 24608,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC9_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON9 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_WR_P9": {
        "Offset": 24612,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC10_WRCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON10 CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_STATUS": {
        "Offset": 24616,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x000003FF",
        "Bits": {
          "ST1_ASCRC10_ERRFLAG": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON10 CRC status"
          },
          "ST1_ASCRC9_ERRFLAG": {
            "Position": [
              8
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON9 CRC status"
          },
          "ST1_ASCRC8_ERRFLAG": {
            "Position": [
              7
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON8 CRC status"
          },
          "ST1_ASCRC7_ERRFLAG": {
            "Position": [
              6
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON7 CRC status"
          },
          "ST1_ASCRC6_ERRFLAG": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON6 CRC status"
          },
          "ST1_ASCRC5_ERRFLAG": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON5 CRC status"
          },
          "ST1_ASCRC4_ERRFLAG": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON4 CRC status"
          },
          "ST1_ASCRC3_ERRFLAG": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON3 CRC status"
          },
          "ST1_ASCRC2_ERRFLAG": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON2 CRC status"
          },
          "ST1_ASCRC1_ERRFLAG": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "ASIL ICON1 CRC status"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P0": {
        "Offset": 24620,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC1_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON1 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P1": {
        "Offset": 24624,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC2_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON2 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P2": {
        "Offset": 24628,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC3_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON3 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P3": {
        "Offset": 24632,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC4_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON4 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P4": {
        "Offset": 24636,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC5_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON5 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P5": {
        "Offset": 24640,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC6_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON6 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P6": {
        "Offset": 24644,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC7_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON7 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P7": {
        "Offset": 24648,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC8_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON8 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P8": {
        "Offset": 24652,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC9_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON9 CRC data read(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_RD_P9": {
        "Offset": 24656,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_ASCRC10_RDCRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "ASIL ICON10 CRC data read(Stream1)"
          }
        }
      },
      "ST1_PPT_UPDATE_CTL_P1": {
        "Offset": 24660,
        "Defines": "skip_regtest",
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_PPT_UPDATE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIX_DMYREG": {
        "Offset": 24664,
        "Read Mask": "0x3FFF0FFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_RD_HSYNC_COUNT": {
            "Position": [
              16,
              29
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_RD_DE_COUNT": {
            "Position": [
              0,
              11
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_IP_CHECKSUM_P0": {
        "Offset": 24668,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_RD_IP_CHECKSUM0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IP CheckSum Status(Stream0)"
          }
        }
      },
      "ST1_IP_CHECKSUM_P1": {
        "Offset": 24672,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_RD_IP_CHECKSUM1": {
            "Position": [
              0,
              7
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "IP CheckSum Status(Stream0)"
          }
        }
      },
      "ST1_COEF_RAM_CTL_P0": {
        "Offset": 24676,
        "Defines": "skip_regtest",
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_COEFM_ADDR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access address setting(Stream1)"
          }
        }
      },
      "ST1_COEF_RAM_CTL_P1": {
        "Offset": 24680,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_COEFM_WR_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access write data setting(Stream1)"
          }
        }
      },
      "ST1_COEF_RAM_CTL_P2": {
        "Offset": 24684,
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_COEFM_RD_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Coef Memory Access read data(Stream1)"
          }
        }
      },
      "ST1_SHAPE_RAM_CTL_P0": {
        "Offset": 24688,
        "Defines": "skip_regtest",
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SHAPEM_ADDR": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access address setting(Stream1)"
          }
        }
      },
      "ST1_SHAPE_RAM_CTL_P1": {
        "Offset": 24692,
        "Defines": "skip_regtest",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SHAPEM_WR_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access write data setting(Stream1)"
          }
        }
      },
      "ST1_SHAPE_RAM_CTL_P2": {
        "Offset": 24696,
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SHAPEM_RD_DATA": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Shape Memory Access read data(Stream1)"
          }
        }
      },
      "ST1_PIXEL_CTRL_P0": {
        "Offset": 24700,
        "Read Mask": "0xD9031FFF",
        "Write Mask": "0xD9031FFF",
        "Reset Value": "0x01001680",
        "Bits": {
          "ST1_PIX_PIN_SEL": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_LVB_SEL": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_DE_COMPENSATE_MODE": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_DMY6": {
            "Position": [
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_SS": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_EPF": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_FHRE": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001680",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIXEL_CTRL_P1": {
        "Offset": 24704,
        "Read Mask": "0xFFFFFEC7",
        "Write Mask": "0xFFFFFEC7",
        "Reset Value": "0x00FF0040",
        "Bits": {
          "ST1_PIX_DMY3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_DMY2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "TBD"
          },
          "ST1_PIX_LVPORT_SWAP": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_FLAG_POL": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_DMY1": {
            "Position": [
              9,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_IP_CHECKSUM_STOP": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PIX_RESO_LP": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_IP_CHECKSUM_ON": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIX_SAFETY_P0": {
        "Offset": 24708,
        "Read Mask": "0x51FFFFDF",
        "Write Mask": "0x51FFFFDF",
        "Reset Value": "0x01201006",
        "Bits": {
          "ST1_LVLOCKOFF": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_COM_ENADTC": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_NCDEN": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_DP_FAULT_DISCHARGE_TIME": {
            "Position": [
              21,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_DP_FAULT_TRANS_TIME": {
            "Position": [
              16,
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_NORFLM": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_DP_FAULT_STOP_TIME": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_VSMSK": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_HSMSK": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_DP_FAULT_DET_MODE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_ACLN": {
            "Position": [
              1,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "TBD"
          },
          "ST1_ACLNEN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIX_SAFETY_P1": {
        "Offset": 24712,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x02D102D0",
        "Bits": {
          "ST1_TVDMAX": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x000002D1",
            "Comment": "TBD"
          },
          "ST1_TVDMIN": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x000002D0",
            "Comment": "TBD"
          }
        }
      },
      "ST1_TIG_P0": {
        "Offset": 24716,
        "Read Mask": "0xFF07FF01",
        "Write Mask": "0xFF07FF01",
        "Reset Value": "0x00000300",
        "Bits": {
          "ST1_TIG_CYC1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_SEL": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_CYC0": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIGON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P1": {
        "Offset": 24720,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_CYC3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_CYC2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P2": {
        "Offset": 24724,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x06050804",
        "Bits": {
          "ST1_TIG_PAT04": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT03": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT02": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT01": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P3": {
        "Offset": 24728,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000007",
        "Bits": {
          "ST1_TIG_PAT08": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT07": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT06": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT05": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000007",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P4": {
        "Offset": 24732,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_PAT12": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT11": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT10": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT09": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P5": {
        "Offset": 24736,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_PAT16": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT15": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT14": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT13": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P6": {
        "Offset": 24740,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_PAT20": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT19": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT18": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT17": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P7": {
        "Offset": 24744,
        "Read Mask": "0x7F7F7F7F",
        "Write Mask": "0x7F7F7F7F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_PAT24": {
            "Position": [
              24,
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT23": {
            "Position": [
              16,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT22": {
            "Position": [
              8,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_PAT21": {
            "Position": [
              0,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P8": {
        "Offset": 24748,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_DUR16": {
            "Position": [
              30,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR15": {
            "Position": [
              28,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR14": {
            "Position": [
              26,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR13": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR12": {
            "Position": [
              22,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR11": {
            "Position": [
              20,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR10": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR09": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR08": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR07": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR06": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR05": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR04": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR03": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR02": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR01": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P9": {
        "Offset": 24752,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_FLK_SELECT": {
            "Position": [
              20,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_GRAY_SELECT": {
            "Position": [
              18,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_VBW_SELECT": {
            "Position": [
              16,
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR24": {
            "Position": [
              14,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR23": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR22": {
            "Position": [
              10,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR21": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR20": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR19": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR18": {
            "Position": [
              2,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_DUR17": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P10": {
        "Offset": 24756,
        "Read Mask": "0x03FF3F3F",
        "Write Mask": "0x03FF3F3F",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIP_VBW_R": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_V_CHESS": {
            "Position": [
              8,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIG_H_CHESS": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P11": {
        "Offset": 24760,
        "Read Mask": "0x3FFFFFFF",
        "Write Mask": "0x3FFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIP_FLK_R": {
            "Position": [
              20,
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_VBW_B": {
            "Position": [
              10,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_VBW_G": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P12": {
        "Offset": 24764,
        "Read Mask": "0x000FFFFF",
        "Write Mask": "0x000FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIP_FLK_B": {
            "Position": [
              10,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_FLK_G": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P13": {
        "Offset": 24768,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIP_FREE_SLDIMG_G": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_FREE_SLDIMG_R": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P14": {
        "Offset": 24772,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIP_FREE_SLDIMG_B": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P15": {
        "Offset": 24776,
        "Read Mask": "0x03FF77FF",
        "Write Mask": "0x03FF77FF",
        "Reset Value": "0x007F0009",
        "Bits": {
          "ST1_TIP_BGCOLOR": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x0000007F",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_FGMODE": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_BGMODE": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIGSTOP": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_DBISTMASK": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_THBP": {
            "Position": [
              0,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000009",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P16": {
        "Offset": 24780,
        "Read Mask": "0x7FFF03FF",
        "Write Mask": "0x7FFF03FF",
        "Reset Value": "0x01DF00FF",
        "Bits": {
          "ST1_TIP_FGX": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x000001DF",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_FGCOLOR": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P17": {
        "Offset": 24784,
        "Read Mask": "0x7FFF1FFF",
        "Write Mask": "0x7FFF1FFF",
        "Reset Value": "0x059F010D",
        "Bits": {
          "ST1_TIP_FGWIDTH": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000059F",
            "Comment": "Test Image generator Seting(Stream1)"
          },
          "ST1_TIP_FGY": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x0000010D",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_TIG_P18": {
        "Offset": 24788,
        "Read Mask": "0x00001FFF",
        "Write Mask": "0x00001FFF",
        "Reset Value": "0x00000329",
        "Bits": {
          "ST1_TIP_FGHIGHT": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00000329",
            "Comment": "Test Image generator Seting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P0": {
        "Offset": 24792,
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_ASCRC_STOP": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_POLYNOMIAL_MODE": {
            "Position": [
              13,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_INPUT_MODE": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_MODE": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA10_SET": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA9_SET": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA8_SET": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA7_SET": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA6_SET": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA5_SET": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA4_SET": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA3_SET": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA2_SET": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_AREA1_SET": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P1": {
        "Offset": 24796,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC1_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC1_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P2": {
        "Offset": 24800,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC1_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC1_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P3": {
        "Offset": 24804,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC2_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC2_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P4": {
        "Offset": 24808,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC2_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC2_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P5": {
        "Offset": 24812,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC3_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC3_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P6": {
        "Offset": 24816,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC3_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC3_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P7": {
        "Offset": 24820,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC4_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC4_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P8": {
        "Offset": 24824,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC4_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC4_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P9": {
        "Offset": 24828,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC5_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC5_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P10": {
        "Offset": 24832,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC5_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC5_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P11": {
        "Offset": 24836,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC6_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC6_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P12": {
        "Offset": 24840,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC6_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC6_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P13": {
        "Offset": 24844,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC7_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC7_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P14": {
        "Offset": 24848,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC7_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC7_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P15": {
        "Offset": 24852,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC8_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC8_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P16": {
        "Offset": 24856,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC8_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC8_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P17": {
        "Offset": 24860,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC9_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC9_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P18": {
        "Offset": 24864,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC9_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC9_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P19": {
        "Offset": 24868,
        "Read Mask": "0x7FFF7FFF",
        "Write Mask": "0x7FFF7FFF",
        "Reset Value": "0x077F0000",
        "Bits": {
          "ST1_ASCRC10_EC": {
            "Position": [
              16,
              30
            ],
            "Type": "RW",
            "Reset": "0x0000077F",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC10_SC": {
            "Position": [
              0,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_ASIL_CRC_P20": {
        "Offset": 24872,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x04370000",
        "Bits": {
          "ST1_ASCRC10_ER": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000437",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          },
          "ST1_ASCRC10_SR": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "ASIL ICON CRC setting(Stream1)"
          }
        }
      },
      "ST1_COLOR_TEMP_P0": {
        "Offset": 24876,
        "Read Mask": "0xFFFFFF01",
        "Write Mask": "0xFFFFFF01",
        "Reset Value": "0x00000001",
        "Bits": {
          "ST1_CTA_PERIOD_DOWN": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream1)"
          },
          "ST1_CTA_PERIOD_UP": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream1)"
          },
          "ST1_CT_SEL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream1)"
          },
          "ST1_CTA_AUTO": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Temprature setting(Stream1)"
          }
        }
      },
      "ST1_COLOR_TEMP_P1": {
        "Offset": 24880,
        "Read Mask": "0x00000077",
        "Write Mask": "0x00000077",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_CTA_METHOD_UP": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream1)"
          },
          "ST1_CTA_METHOD_DOWN": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Temprature setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P0": {
        "Offset": 24884,
        "Read Mask": "0x0003FFB7",
        "Write Mask": "0x0003FFB7",
        "Reset Value": "0x00000081",
        "Bits": {
          "ST1_DFRC_FULL_COLOR_ON": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_FRC_MODE_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_RPLUS": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_BPLUS": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_T_SEL": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DITHER_FRC_KIND": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P1": {
        "Offset": 24888,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x8B4D8B4D",
        "Bits": {
          "ST1_DFRC_G_Y_PARA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_G_X_PARA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_R_Y_PARA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_R_X_PARA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P2": {
        "Offset": 24892,
        "Read Mask": "0xF0FFFFFF",
        "Write Mask": "0xF0FFFFFF",
        "Reset Value": "0x00008B4D",
        "Bits": {
          "ST1_DFRC_B_O_PARA": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_R_O_PARA": {
            "Position": [
              20,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_G_O_PARA": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_B_Y_PARA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000008B",
            "Comment": "Frame Rate Control setting(Stream1)"
          },
          "ST1_DFRC_B_X_PARA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000004D",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P3": {
        "Offset": 24896,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x5F28C693",
        "Bits": {
          "ST1_DITHER_FRAME_LUT0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x5F28C693",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P4": {
        "Offset": 24900,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x4E1BD7A0",
        "Bits": {
          "ST1_DITHER_FRAME_LUT1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x4E1BD7A0",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P5": {
        "Offset": 24904,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xF5826C39",
        "Bits": {
          "ST1_DITHER_FRAME_LUT2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xF5826C39",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P6": {
        "Offset": 24908,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xE4B17D0A",
        "Bits": {
          "ST1_DITHER_FRAME_LUT3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xE4B17D0A",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P7": {
        "Offset": 24912,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x294F5EA1",
        "Bits": {
          "ST1_DITHER_MATRIX_LUT0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x294F5EA1",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_FRC_P8": {
        "Offset": 24916,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xB0D6C738",
        "Bits": {
          "ST1_DITHER_MATRIX_LUT1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0xB0D6C738",
            "Comment": "Frame Rate Control setting(Stream1)"
          }
        }
      },
      "ST1_PIX_IF_P0": {
        "Offset": 24920,
        "Read Mask": "0x000003EF",
        "Write Mask": "0x000003EF",
        "Reset Value": "0x00000205",
        "Bits": {
          "ST1_EDP_PSEL": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "TBD"
          },
          "ST1_VSPL": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_HSPL": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_EPL": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_LVFMT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_COLMOD": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_DPSYNM": {
            "Position": [
              0,
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIX_IF_P1": {
        "Offset": 24924,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00020008",
        "Bits": {
          "ST1_DPVFP": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "TBD"
          },
          "ST1_DPVBP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PIX_IF_P2": {
        "Offset": 24928,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00320008",
        "Bits": {
          "ST1_DPHFP": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "TBD"
          },
          "ST1_DPHBP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "TBD"
          }
        }
      },
      "ST1_PPT_UPDATE_CTL_P0": {
        "Offset": 24932,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_PPT_UP_EN1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          },
          "ST1_PPT_UP_EN0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_DISP_MODE": {
        "Offset": 24936,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000006",
        "Bits": {
          "ST1_VIDEO_MODE_SEL": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_DM": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "TBD"
          },
          "ST1_RM": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "TBD"
          }
        }
      },
      "ST1_RAM_TEST_P0": {
        "Offset": 24940,
        "Read Mask": "0x000003FF",
        "Write Mask": "0x000003FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_T_ADDCNVOFF_RD": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_ADDCNVOFF_WT": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_TRPD_TM": {
            "Position": [
              3,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_RAMOTRRD_AT_STR": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_RAMOADD_AT_STR": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_RAMD_AT_STR": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          }
        }
      },
      "ST1_PIX_FUNC_TEST": {
        "Offset": 24944,
        "Read Mask": "0x00000003",
        "Write Mask": "0x00000003",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_TIG_PATH": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          },
          "ST1_T_MODE_BURNIN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "RAM test setting (Stream1)"
          }
        }
      },
      "LD_ICON_INDICATOR_P0": {
        "Offset": 28672,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P1": {
        "Offset": 28676,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P2": {
        "Offset": 28680,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P3": {
        "Offset": 28684,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR3": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P4": {
        "Offset": 28688,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR4": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P5": {
        "Offset": 28692,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR5": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P6": {
        "Offset": 28696,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR6": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P7": {
        "Offset": 28700,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR7": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P8": {
        "Offset": 28704,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR8": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P9": {
        "Offset": 28708,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR9": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P10": {
        "Offset": 28712,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR10": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P11": {
        "Offset": 28716,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR11": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P12": {
        "Offset": 28720,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR12": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P13": {
        "Offset": 28724,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR13": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P14": {
        "Offset": 28728,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR14": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P15": {
        "Offset": 28732,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR15": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P16": {
        "Offset": 28736,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR16": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P17": {
        "Offset": 28740,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR17": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P18": {
        "Offset": 28744,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR18": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P19": {
        "Offset": 28748,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR19": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P20": {
        "Offset": 28752,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR20": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P21": {
        "Offset": 28756,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR21": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P22": {
        "Offset": 28760,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR22": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P23": {
        "Offset": 28764,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR23": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P24": {
        "Offset": 28768,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR24": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P25": {
        "Offset": 28772,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR25": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P26": {
        "Offset": 28776,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR26": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P27": {
        "Offset": 28780,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR27": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P28": {
        "Offset": 28784,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR28": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P29": {
        "Offset": 28788,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR29": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P30": {
        "Offset": 28792,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR30": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P31": {
        "Offset": 28796,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR31": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P32": {
        "Offset": 28800,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR32": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P33": {
        "Offset": 28804,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR33": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P34": {
        "Offset": 28808,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR34": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P35": {
        "Offset": 28812,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR35": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P36": {
        "Offset": 28816,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR36": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P37": {
        "Offset": 28820,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR37": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P38": {
        "Offset": 28824,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR38": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P39": {
        "Offset": 28828,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR39": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P40": {
        "Offset": 28832,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR40": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P41": {
        "Offset": 28836,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR41": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P42": {
        "Offset": 28840,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR42": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P43": {
        "Offset": 28844,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR43": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P44": {
        "Offset": 28848,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR44": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P45": {
        "Offset": 28852,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR45": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P46": {
        "Offset": 28856,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR46": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P47": {
        "Offset": 28860,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR47": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P48": {
        "Offset": 28864,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR48": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P49": {
        "Offset": 28868,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR49": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P50": {
        "Offset": 28872,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR50": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P51": {
        "Offset": 28876,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR51": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P52": {
        "Offset": 28880,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR52": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P53": {
        "Offset": 28884,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR53": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P54": {
        "Offset": 28888,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR54": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P55": {
        "Offset": 28892,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR55": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P56": {
        "Offset": 28896,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR56": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P57": {
        "Offset": 28900,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR57": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P58": {
        "Offset": 28904,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR58": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P59": {
        "Offset": 28908,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR59": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P60": {
        "Offset": 28912,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR60": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P61": {
        "Offset": 28916,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR61": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P62": {
        "Offset": 28920,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR62": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P63": {
        "Offset": 28924,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR63": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P64": {
        "Offset": 28928,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR64": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P65": {
        "Offset": 28932,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR65": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P66": {
        "Offset": 28936,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR66": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P67": {
        "Offset": 28940,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR67": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P68": {
        "Offset": 28944,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR68": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P69": {
        "Offset": 28948,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR69": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P70": {
        "Offset": 28952,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR70": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P71": {
        "Offset": 28956,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR71": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P72": {
        "Offset": 28960,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR72": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P73": {
        "Offset": 28964,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR73": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P74": {
        "Offset": 28968,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR74": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P75": {
        "Offset": 28972,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR75": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P76": {
        "Offset": 28976,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR76": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P77": {
        "Offset": 28980,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR77": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P78": {
        "Offset": 28984,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR78": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P79": {
        "Offset": 28988,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR79": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P80": {
        "Offset": 28992,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR80": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P81": {
        "Offset": 28996,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR81": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P82": {
        "Offset": 29000,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR82": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P83": {
        "Offset": 29004,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR83": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P84": {
        "Offset": 29008,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR84": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P85": {
        "Offset": 29012,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR85": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P86": {
        "Offset": 29016,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR86": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P87": {
        "Offset": 29020,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR87": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P88": {
        "Offset": 29024,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR88": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P89": {
        "Offset": 29028,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR89": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P90": {
        "Offset": 29032,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR90": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P91": {
        "Offset": 29036,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR91": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P92": {
        "Offset": 29040,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR92": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P93": {
        "Offset": 29044,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR93": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P94": {
        "Offset": 29048,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR94": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P95": {
        "Offset": 29052,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR95": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P96": {
        "Offset": 29056,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR96": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P97": {
        "Offset": 29060,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR97": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P98": {
        "Offset": 29064,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR98": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P99": {
        "Offset": 29068,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR99": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P100": {
        "Offset": 29072,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR100": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P101": {
        "Offset": 29076,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR101": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P102": {
        "Offset": 29080,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR102": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P103": {
        "Offset": 29084,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR103": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P104": {
        "Offset": 29088,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR104": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P105": {
        "Offset": 29092,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR105": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P106": {
        "Offset": 29096,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR106": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P107": {
        "Offset": 29100,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR107": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P108": {
        "Offset": 29104,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR108": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P109": {
        "Offset": 29108,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR109": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P110": {
        "Offset": 29112,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR110": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P111": {
        "Offset": 29116,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR111": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P112": {
        "Offset": 29120,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR112": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P113": {
        "Offset": 29124,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR113": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P114": {
        "Offset": 29128,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR114": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P115": {
        "Offset": 29132,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR115": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P116": {
        "Offset": 29136,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR116": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P117": {
        "Offset": 29140,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR117": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P118": {
        "Offset": 29144,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR118": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P119": {
        "Offset": 29148,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR119": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P120": {
        "Offset": 29152,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR120": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P121": {
        "Offset": 29156,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR121": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P122": {
        "Offset": 29160,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR122": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P123": {
        "Offset": 29164,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR123": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P124": {
        "Offset": 29168,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR124": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P125": {
        "Offset": 29172,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR125": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P126": {
        "Offset": 29176,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR126": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "LD_ICON_INDICATOR_P127": {
        "Offset": 29180,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "LD_TELL_TALE_AREA_INDICATOR127": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Common)"
          }
        }
      },
      "ST0_DISPLAY_BRIGHTNESS": {
        "Offset": 29184,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_DBV": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display Brightness setting (Stream0)"
          }
        }
      },
      "ST1_DISPLAY_BRIGHTNESS": {
        "Offset": 29188,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_DBV": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Display Brightness setting (Stream1)"
          }
        }
      },
      "ST0_DISPLAY_BRIGHTNESS_STATUS": {
        "Offset": 29192,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_RD_DBV": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Display Brightness status (Stream0)"
          }
        }
      },
      "ST1_DISPLAY_BRIGHTNESS_STATUS": {
        "Offset": 29196,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_RD_DBV": {
            "Position": [
              0,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Display Brightness status (Stream1)"
          }
        }
      },
      "ST0_LD_FIFO_CTRL": {
        "Offset": 29200,
        "Defines": "skip_regtest",
        "Read Mask": "0x000087FF",
        "Write Mask": "0x000087FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_FIFO_POP": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO POP"
          },
          "ST0_LD_BL_DTO_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Data Out Select%%0A0: IP%%0A1: FIFO"
          },
          "ST0_LD_FIFO_RST": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Reset (ST0)"
          },
          "ST0_LD_BL_CRC_ON": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DTO_ADD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_IP_OUTPUT": {
        "Offset": 29204,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DTO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_FIFO_STATUS": {
        "Offset": 29208,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_FIFO_OVERFLOW": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Overflow (ST0)"
          }
        }
      },
      "ST0_LD_READ_STATUS0": {
        "Offset": 29212,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_READ_STATUS0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_READ_STATUS1": {
        "Offset": 29216,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_READ_STATUS1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_READ_STATUS2": {
        "Offset": 29220,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_READ_STATUS2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_READ_STATUS3": {
        "Offset": 29224,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_READ_STATUS3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_CRC_READ": {
        "Offset": 29228,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_LD_READ_CRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST1_LD_FIFO_CTRL": {
        "Offset": 29232,
        "Read Mask": "0x000087FF",
        "Write Mask": "0x000087FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_FIFO_POP": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO POP",
            "Defines": "skip_regtest"
          },
          "ST1_LD_BL_DTO_SEL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Data Out Select%%0A0: IP%%0A1: FIFO"
          },
          "ST1_LD_FIFO_RST": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Reset (ST1)"
          },
          "ST1_LD_BL_CRC_ON": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DTO_ADD": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_FIFO_STATUS": {
        "Offset": 29236,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_FIFO_OVERFLOW": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "LED FIFO Overflow (ST1)"
          }
        }
      },
      "ST1_LD_IP_OUTPUT": {
        "Offset": 29240,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DTO": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_READ_STATUS0": {
        "Offset": 29244,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_READ_STATUS0": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_READ_STATUS1": {
        "Offset": 29248,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_READ_STATUS1": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_READ_STATUS2": {
        "Offset": 29252,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_READ_STATUS2": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_READ_STATUS3": {
        "Offset": 29256,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_READ_STATUS3": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_CRC_READ": {
        "Offset": 29260,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_LD_READ_CRC": {
            "Position": [
              0,
              31
            ],
            "Type": "R",
            "Reset": "0xFFFFFFFF",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST0_DGAMMA_P0": {
        "Offset": 32768,
        "Read Mask": "0x00000097",
        "Write Mask": "0x00000097",
        "Reset Value": "0x00000080",
        "Bits": {
          "ST0_GAM_8BIT_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GCSEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_X": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAMADJ": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P1": {
        "Offset": 32772,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P2": {
        "Offset": 32776,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM0_G_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT1_R_TS1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_R_TS1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P3": {
        "Offset": 32780,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_TILT1_G_TS1": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_G_TS1": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_G_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P4": {
        "Offset": 32784,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_B_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_B_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P5": {
        "Offset": 32788,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_TILT1_B_TS1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_B_TS1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_B_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P6": {
        "Offset": 32792,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P7": {
        "Offset": 32796,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P8": {
        "Offset": 32800,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST0_GAM0_B_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P9": {
        "Offset": 32804,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_BR1_B_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P10": {
        "Offset": 32808,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P11": {
        "Offset": 32812,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P12": {
        "Offset": 32816,
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM0_B_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P13": {
        "Offset": 32820,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_GAM2_G_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_B_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P14": {
        "Offset": 32824,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P15": {
        "Offset": 32828,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P16": {
        "Offset": 32832,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST0_GAM0_B_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P17": {
        "Offset": 32836,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_BR1_B_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P18": {
        "Offset": 32840,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P19": {
        "Offset": 32844,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P20": {
        "Offset": 32848,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST0_GAM0_B_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P21": {
        "Offset": 32852,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_BR1_B_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P22": {
        "Offset": 32856,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P23": {
        "Offset": 32860,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P24": {
        "Offset": 32864,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST0_GAM0_B_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P25": {
        "Offset": 32868,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_BR1_B_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P26": {
        "Offset": 32872,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P27": {
        "Offset": 32876,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM1_G_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_G_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P28": {
        "Offset": 32880,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST0_GAM0_B_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P29": {
        "Offset": 32884,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_BR1_B_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_B_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P30": {
        "Offset": 32888,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_R_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_R_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_R_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_R_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P31": {
        "Offset": 32892,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_GAM0_G_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_G_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT1_R_TS8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_R_TS8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_R_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P32": {
        "Offset": 32896,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST0_TILT1_G_TS8": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_G_TS8": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_G_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM2_G_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_G_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P33": {
        "Offset": 32900,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_GAM2_B_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM1_B_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_GAM0_B_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR0_B_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_DGAMMA_P34": {
        "Offset": 32904,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST0_TILT1_B_TS8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_TILT0_B_TS8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream0)"
          },
          "ST0_BR1_B_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P0": {
        "Offset": 32908,
        "Read Mask": "0xFFFFFFFD",
        "Write Mask": "0xFFFFFFFD",
        "Reset Value": "0xFCFCFC1C",
        "Bits": {
          "ST0_W_POINT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_W_POINT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_W_POINT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_W_X4": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_W_X2": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_X2": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_CSM_HI_LIM": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_CSM_LOW_LIM": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR_MIX": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_CSM_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P1": {
        "Offset": 32912,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_G_POINT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_R_POINT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_R_POINT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_R_POINT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P2": {
        "Offset": 32916,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_B_POINT_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_B_POINT_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_G_POINT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_G_POINT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P3": {
        "Offset": 32920,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_C_POINT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_C_POINT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_C_POINT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_B_POINT_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P4": {
        "Offset": 32924,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_Y_POINT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_M_POINT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_M_POINT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_M_POINT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P5": {
        "Offset": 32928,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR0_BEF_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR0_BEF_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_Y_POINT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_Y_POINT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P6": {
        "Offset": 32932,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR0_AFT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR0_AFT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR0_AFT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR0_BEF_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P7": {
        "Offset": 32936,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR1_BEF_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR1_BEF_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR1_BEF_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR0_AREA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P8": {
        "Offset": 32940,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR1_AREA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR1_AFT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR1_AFT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR1_AFT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P9": {
        "Offset": 32944,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR2_AFT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_BEF_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_BEF_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_BEF_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P10": {
        "Offset": 32948,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR3_BEF_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_AREA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_AFT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR2_AFT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P11": {
        "Offset": 32952,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR3_AFT_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR3_AFT_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR3_BEF_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR3_BEF_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P12": {
        "Offset": 32956,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR4_BEF_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR4_BEF_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR3_AREA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR3_AFT_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P13": {
        "Offset": 32960,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR4_AFT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR4_AFT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR4_AFT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR4_BEF_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P14": {
        "Offset": 32964,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR5_BEF_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR5_BEF_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR5_BEF_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR4_AREA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P15": {
        "Offset": 32968,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_SEL_COLOR5_AREA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR5_AFT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR5_AFT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_SEL_COLOR5_AFT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_CE_P16": {
        "Offset": 32972,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_CSM_DITHER_KIND": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          },
          "ST0_CSM_FRC_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P0": {
        "Offset": 32976,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_CMB": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P1": {
        "Offset": 32980,
        "Read Mask": "0x0000ACF3",
        "Write Mask": "0x0000ACF3",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LOCAL_LED": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BCTRL": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DD": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LOCAL_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SRE_ON": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SRE": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_C1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_C0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P2": {
        "Offset": 32984,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE193D57",
        "Bits": {
          "ST0_LO_CR_INI1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI1": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_IMAGE1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BL_PERCENT1": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000002B",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_BL1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P3": {
        "Offset": 32988,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A0A1E",
        "Bits": {
          "ST0_BR_MID_INI1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_SET1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P4": {
        "Offset": 32992,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_BR_MID1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P5": {
        "Offset": 32996,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE283D6F",
        "Bits": {
          "ST0_LO_CR_INI2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000028",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI2": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_IMAGE2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BL_PERCENT2": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000037",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_BL2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P6": {
        "Offset": 33000,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A143C",
        "Bits": {
          "ST0_BR_MID_INI2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_SET2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000003C",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P7": {
        "Offset": 33004,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_BR_MID2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P8": {
        "Offset": 33008,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE4133B5",
        "Bits": {
          "ST0_LO_CR_INI3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000041",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI3": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_IMAGE3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BL_PERCENT3": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000005A",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_AUTO_BL3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P9": {
        "Offset": 33012,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A2364",
        "Bits": {
          "ST0_BR_MID_INI3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000023",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_SET3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000064",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P10": {
        "Offset": 33016,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_BR_MID3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P11": {
        "Offset": 33020,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0x1FC32644",
        "Bits": {
          "ST0_LO_CR_SET4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_INI4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000026",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI4": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000022",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P12": {
        "Offset": 33024,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xC0030619",
        "Bits": {
          "ST0_BR_MID4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000C0",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_MID_INI4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P13": {
        "Offset": 33028,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00100000",
        "Bits": {
          "ST0_DKSATU_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_SET1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_INI1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P14": {
        "Offset": 33032,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0x52C34C32",
        "Bits": {
          "ST0_LO_CR_SET5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000052",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_INI5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000004C",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI5": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P15": {
        "Offset": 33036,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xF2031F32",
        "Bits": {
          "ST0_BR_MID5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000F2",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_MID_INI5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P16": {
        "Offset": 33040,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00130000",
        "Bits": {
          "ST0_DKSATU_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000013",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_SET2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_INI2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P17": {
        "Offset": 33044,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0xAAC36824",
        "Bits": {
          "ST0_LO_CR_SET6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000AA",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LO_CR_INI6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_SET6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000068",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_INI6": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000012",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P18": {
        "Offset": 33048,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF03323F",
        "Bits": {
          "ST0_BR_MID6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_MID_INI6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DKCR_SET6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_GL_CR_SET6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P19": {
        "Offset": 33052,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00250000",
        "Bits": {
          "ST0_DKSATU_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000025",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_SET3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_SATU_INI3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P20": {
        "Offset": 33056,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_IMG_DIM_TH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_IMG_DIM_ADD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_IMG_DIM": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P21": {
        "Offset": 33060,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_BL_DIM_TH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_BL_DIM_ADD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_BL_DIM": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P22": {
        "Offset": 33064,
        "Read Mask": "0xFFFFFFF8",
        "Write Mask": "0xFFFFFFF8",
        "Reset Value": "0x04000458",
        "Bits": {
          "ST0_PWM_PERIOD_UP": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_CYCLE": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_DIV": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_DITH_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_MODE_DIM": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_CABC_PTLON": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P23": {
        "Offset": 33068,
        "Read Mask": "0x00DFF7FF",
        "Write Mask": "0x00DFF7FF",
        "Reset Value": "0x00004204",
        "Bits": {
          "ST0_LEDPWMPOL": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWMWM": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LEDPWMFIX": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_BIT_LENGTH": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_FRC_ON": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_METHOD_DOWN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_METHOD_UP": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_PWM_PERIOD_DOWN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P24": {
        "Offset": 33072,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00404000",
        "Bits": {
          "ST0_DARK_INTENSITY": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DARK_SATURATION_PLUS": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DBV_MAP_SEL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_APL_MAX_TEST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DITHER_KIND": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_DBV_FILTER": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P25": {
        "Offset": 33076,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00808080",
        "Bits": {
          "ST0_BL_AREA_RATIO": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_CR_AREA_RATIO": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_BR_AREA_RATIO": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P26": {
        "Offset": 33080,
        "Read Mask": "0xF31F3773",
        "Write Mask": "0xF31F3773",
        "Reset Value": "0x80080002",
        "Bits": {
          "ST0_LD_AUTO_CLK_ON": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_CNT_CLK_ON": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_CLK_ON": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_HISTL_CLK_ON": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_TRANSFER_MODE": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACCUMULATOR_OFFSET_SELECT": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_HRF_NOISE_REDUCTION": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_EDGE_COEFF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_HRF_THRESHOLD": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_COEFF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_10BIT_INPUT_ON": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_MAXAPL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P27": {
        "Offset": 33084,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST0_LD_TR0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P28": {
        "Offset": 33088,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST0_LD_TR1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P29": {
        "Offset": 33092,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST0_LD_TR2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P30": {
        "Offset": 33096,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_XSIZE_END": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_XSIZE_START": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P31": {
        "Offset": 33100,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_YBLK": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_XBLK": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_XSIZE_STEP": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P32": {
        "Offset": 33104,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_YSIZE_STEP": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_YSIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P33": {
        "Offset": 33108,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA0": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P34": {
        "Offset": 33112,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA1": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P35": {
        "Offset": 33116,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA2": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P36": {
        "Offset": 33120,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA3": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P37": {
        "Offset": 33124,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NY_AREA1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NY_AREA0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P38": {
        "Offset": 33128,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NY_AREA3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NY_AREA2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P39": {
        "Offset": 33132,
        "Read Mask": "0x003FFFFF",
        "Write Mask": "0x003FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA_ALL": {
            "Position": [
              0,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P40": {
        "Offset": 33136,
        "Read Mask": "0xF307FFFF",
        "Write Mask": "0xF307FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_EDGE_REFLECTION_ON": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_FILTER_ON": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_TYPE": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_MIN": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_MAX": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P41": {
        "Offset": 33140,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_V1H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V1H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V1H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V1H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P42": {
        "Offset": 33144,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_V2H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V2H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V2H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V2H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P43": {
        "Offset": 33148,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_V3H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V3H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V3H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V3H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P44": {
        "Offset": 33152,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_V4H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V4H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V4H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_DIRECTIVITY_V4H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P45": {
        "Offset": 33156,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DIRECTIVITY_OFFSET": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P46": {
        "Offset": 33160,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_AREA_CALC_RTO_MA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_AREA_CALC_OFS": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P47": {
        "Offset": 33164,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_DEVIATION": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_CNR_CALC_RATIO": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P48": {
        "Offset": 33168,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_HENSA_SUBSTITUTION": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_APL_SUBSTITUTION": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P49": {
        "Offset": 33172,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P50": {
        "Offset": 33176,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P51": {
        "Offset": 33180,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P52": {
        "Offset": 33184,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P53": {
        "Offset": 33188,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P54": {
        "Offset": 33192,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P55": {
        "Offset": 33196,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P56": {
        "Offset": 33200,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_DATA14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P57": {
        "Offset": 33204,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_BL_DATA16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P58": {
        "Offset": 33208,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_ACL_DATA2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA0": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_PERCENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P59": {
        "Offset": 33212,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_ACL_DATA6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P60": {
        "Offset": 33216,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_ACL_DATA8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_ACL_DATA7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P61": {
        "Offset": 33220,
        "Read Mask": "0xFF01FF01",
        "Write Mask": "0xFF01FF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_TELL_TALE_HENSA_ALL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_HENSA_ALL_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_APL_ALL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_APL_ALL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P62": {
        "Offset": 33224,
        "Read Mask": "0xFF01FF01",
        "Write Mask": "0xFF01FF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_TELL_TALE_HENSA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_HENSA_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_APL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_APL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P63": {
        "Offset": 33228,
        "Read Mask": "0xFFFF0001",
        "Write Mask": "0xFFFF0001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_TELL_TALE_LED_VALUE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_TELL_TALE_LED_VALUE_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P64": {
        "Offset": 33232,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_XDIV1": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_XDIV0": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P65": {
        "Offset": 33236,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_YDIV1": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_YDIV0": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P66": {
        "Offset": 33240,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_EDGE_COEFF_TOP_BOTTOM": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_EDGE_COEFF_LEFT_TOP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P67": {
        "Offset": 33244,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_EDGE_COEFF_LEFT_RIGHT": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_EDGE_COEFF_RIGHT_TOP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P68": {
        "Offset": 33248,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_EDGE_COEFF_LEFT_BOTTOM": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_EDGE_COEFF_CENTER": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P69": {
        "Offset": 33252,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_EDGE_COEFF_RIGHT_BOTTOM": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P70": {
        "Offset": 33256,
        "Read Mask": "0xFFFF73B9",
        "Write Mask": "0xFFFF73B9",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_RAM_BANK_POINTER": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_RAM_BANK_MODE": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_INT_MODE": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_COEFF_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_HORIZONTAL_SWAP_ON": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_VERTICAL_SWAP_ON": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_EDGE_COEFF_ON": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_BL_COLLECT_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P71": {
        "Offset": 33260,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_RAM_BANK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P72": {
        "Offset": 33264,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P73": {
        "Offset": 33268,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P74": {
        "Offset": 33272,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P75": {
        "Offset": 33276,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P76": {
        "Offset": 33280,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P77": {
        "Offset": 33284,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P78": {
        "Offset": 33288,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P79": {
        "Offset": 33292,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P80": {
        "Offset": 33296,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER17": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P81": {
        "Offset": 33300,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER19": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER18": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P82": {
        "Offset": 33304,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER21": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER20": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P83": {
        "Offset": 33308,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER23": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER22": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P84": {
        "Offset": 33312,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER25": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER24": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P85": {
        "Offset": 33316,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER27": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER26": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P86": {
        "Offset": 33320,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER29": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER28": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P87": {
        "Offset": 33324,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER31": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER30": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P88": {
        "Offset": 33328,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER33": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER32": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P89": {
        "Offset": 33332,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER35": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER34": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P90": {
        "Offset": 33336,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER37": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER36": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P91": {
        "Offset": 33340,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER39": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER38": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P92": {
        "Offset": 33344,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER41": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER40": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P93": {
        "Offset": 33348,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER43": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER42": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P94": {
        "Offset": 33352,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER45": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER44": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P95": {
        "Offset": 33356,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER47": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER46": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P96": {
        "Offset": 33360,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER49": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER48": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P97": {
        "Offset": 33364,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER51": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER50": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P98": {
        "Offset": 33368,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER53": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER52": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P99": {
        "Offset": 33372,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER55": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER54": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P100": {
        "Offset": 33376,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER57": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER56": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P101": {
        "Offset": 33380,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER59": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER58": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P102": {
        "Offset": 33384,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER61": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER60": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P103": {
        "Offset": 33388,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_Y_POINTER63": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_Y_POINTER62": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P104": {
        "Offset": 33392,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P105": {
        "Offset": 33396,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P106": {
        "Offset": 33400,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P107": {
        "Offset": 33404,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P108": {
        "Offset": 33408,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P109": {
        "Offset": 33412,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P110": {
        "Offset": 33416,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P111": {
        "Offset": 33420,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P112": {
        "Offset": 33424,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS17": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P113": {
        "Offset": 33428,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS19": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS18": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P114": {
        "Offset": 33432,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS21": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS20": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P115": {
        "Offset": 33436,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS23": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS22": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P116": {
        "Offset": 33440,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS25": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS24": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P117": {
        "Offset": 33444,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS27": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS26": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P118": {
        "Offset": 33448,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS29": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS28": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P119": {
        "Offset": 33452,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS31": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS30": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P120": {
        "Offset": 33456,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS33": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS32": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P121": {
        "Offset": 33460,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS35": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS34": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P122": {
        "Offset": 33464,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS37": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS36": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P123": {
        "Offset": 33468,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS39": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS38": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P124": {
        "Offset": 33472,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS41": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS40": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P125": {
        "Offset": 33476,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS43": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS42": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P126": {
        "Offset": 33480,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS45": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS44": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P127": {
        "Offset": 33484,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS47": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS46": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P128": {
        "Offset": 33488,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS49": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS48": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P129": {
        "Offset": 33492,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS51": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS50": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P130": {
        "Offset": 33496,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS53": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS52": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P131": {
        "Offset": 33500,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS55": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS54": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P132": {
        "Offset": 33504,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS57": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS56": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P133": {
        "Offset": 33508,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS59": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS58": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P134": {
        "Offset": 33512,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS61": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS60": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P135": {
        "Offset": 33516,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_LED_OFFSET_ADDRESS63": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_LED_OFFSET_ADDRESS62": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P136": {
        "Offset": 33520,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P137": {
        "Offset": 33524,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P138": {
        "Offset": 33528,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS11": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS10": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS9": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P139": {
        "Offset": 33532,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS15": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS14": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS13": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS12": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P140": {
        "Offset": 33536,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS19": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS18": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS17": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS16": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P141": {
        "Offset": 33540,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS23": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS22": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS21": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS20": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P142": {
        "Offset": 33544,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS27": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS26": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS25": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS24": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P143": {
        "Offset": 33548,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS31": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS30": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS29": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS28": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P144": {
        "Offset": 33552,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS35": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS34": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS33": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS32": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P145": {
        "Offset": 33556,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS39": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS38": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS37": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS36": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P146": {
        "Offset": 33560,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS43": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS42": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS41": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS40": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P147": {
        "Offset": 33564,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS47": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS46": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS45": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS44": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P148": {
        "Offset": 33568,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS51": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS50": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS49": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS48": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P149": {
        "Offset": 33572,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS55": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS54": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS53": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS52": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P150": {
        "Offset": 33576,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS59": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS58": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS57": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS56": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P151": {
        "Offset": 33580,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_NUM_OF_LEDS63": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS62": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS61": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          },
          "ST0_LD_NUM_OF_LEDS60": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream0)"
          }
        }
      },
      "ST0_LD_P152": {
        "Offset": 33584,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P153": {
        "Offset": 33588,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM00": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC00": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P154": {
        "Offset": 33616,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P155": {
        "Offset": 33620,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P156": {
        "Offset": 33624,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM01": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC01": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P157": {
        "Offset": 33628,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P158": {
        "Offset": 33632,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P159": {
        "Offset": 33636,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM02": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC02": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P160": {
        "Offset": 33640,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P161": {
        "Offset": 33644,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P162": {
        "Offset": 33648,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM03": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC03": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P163": {
        "Offset": 33652,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P164": {
        "Offset": 33656,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P165": {
        "Offset": 33660,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM04": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC04": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P166": {
        "Offset": 33664,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P167": {
        "Offset": 33668,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P168": {
        "Offset": 33672,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM05": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC05": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P169": {
        "Offset": 33676,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P170": {
        "Offset": 33680,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P171": {
        "Offset": 33684,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM06": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC06": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P172": {
        "Offset": 33688,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P173": {
        "Offset": 33692,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P174": {
        "Offset": 33696,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_SYM07": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SWC07": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_SRT07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P175": {
        "Offset": 33700,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_MID07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_MID07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P176": {
        "Offset": 33704,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST0_LD_PANEL_OUTLINE_END07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_PANEL_OUTLINE_END07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P177": {
        "Offset": 33708,
        "Read Mask": "0x00FFFF01",
        "Write Mask": "0x00FFFF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_SHAPE_Y_ZONE_NUM": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_X_ZONE_NUM": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_IMAGE_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P178": {
        "Offset": 33712,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST0_LD_SHAPE_LUT3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_LUT2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_LUT1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_LUT0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P179": {
        "Offset": 33716,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_SHAPE_Y_ZONE_SIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_X_ZONE_SIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST0_LD_P180": {
        "Offset": 33720,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST0_LD_SHAPE_Y_DIV": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          },
          "ST0_LD_SHAPE_X_DIV": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream0)"
          }
        }
      },
      "ST1_DGAMMA_P0": {
        "Offset": 36864,
        "Read Mask": "0x00000097",
        "Write Mask": "0x00000097",
        "Reset Value": "0x00000080",
        "Bits": {
          "ST1_GAM_8BIT_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GCSEL": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_X": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAMADJ": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P1": {
        "Offset": 36868,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P2": {
        "Offset": 36872,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM0_G_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT1_R_TS1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_R_TS1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P3": {
        "Offset": 36876,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_TILT1_G_TS1": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_G_TS1": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_G_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P4": {
        "Offset": 36880,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_B_TS1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_B_TS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P5": {
        "Offset": 36884,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_TILT1_B_TS1": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_B_TS1": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_B_TS1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P6": {
        "Offset": 36888,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P7": {
        "Offset": 36892,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P8": {
        "Offset": 36896,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST1_GAM0_B_TS2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P9": {
        "Offset": 36900,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_BR1_B_TS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P10": {
        "Offset": 36904,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P11": {
        "Offset": 36908,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P12": {
        "Offset": 36912,
        "Read Mask": "0xFFFF00FF",
        "Write Mask": "0xFFFF00FF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM0_B_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P13": {
        "Offset": 36916,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_GAM2_G_TS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_B_TS3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P14": {
        "Offset": 36920,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P15": {
        "Offset": 36924,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P16": {
        "Offset": 36928,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST1_GAM0_B_TS4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P17": {
        "Offset": 36932,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_BR1_B_TS4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P18": {
        "Offset": 36936,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P19": {
        "Offset": 36940,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P20": {
        "Offset": 36944,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST1_GAM0_B_TS5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P21": {
        "Offset": 36948,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_BR1_B_TS5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P22": {
        "Offset": 36952,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P23": {
        "Offset": 36956,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P24": {
        "Offset": 36960,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST1_GAM0_B_TS6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P25": {
        "Offset": 36964,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_BR1_B_TS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P26": {
        "Offset": 36968,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P27": {
        "Offset": 36972,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM1_G_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_G_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P28": {
        "Offset": 36976,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x0000FC00",
        "Bits": {
          "ST1_GAM0_B_TS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P29": {
        "Offset": 36980,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_BR1_B_TS7": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_B_TS7": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P30": {
        "Offset": 36984,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_R_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_R_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_R_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_R_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P31": {
        "Offset": 36988,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_GAM0_G_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_G_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT1_R_TS8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_R_TS8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_R_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P32": {
        "Offset": 36992,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00FC0000",
        "Bits": {
          "ST1_TILT1_G_TS8": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_G_TS8": {
            "Position": [
              24,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_G_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM2_G_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_G_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P33": {
        "Offset": 36996,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_GAM2_B_TS8": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM1_B_TS8": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_GAM0_B_TS8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR0_B_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_DGAMMA_P34": {
        "Offset": 37000,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x000000FC",
        "Bits": {
          "ST1_TILT1_B_TS8": {
            "Position": [
              12,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_TILT0_B_TS8": {
            "Position": [
              8,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Digital Gamma IP setting (Stream1)"
          },
          "ST1_BR1_B_TS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Digital Gamma IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P0": {
        "Offset": 37004,
        "Read Mask": "0xFFFFFFFD",
        "Write Mask": "0xFFFFFFFD",
        "Reset Value": "0xFCFCFC1C",
        "Bits": {
          "ST1_W_POINT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_W_POINT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_W_POINT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FC",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_W_X4": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_W_X2": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_X2": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_CSM_HI_LIM": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_CSM_LOW_LIM": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR_MIX": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_CSM_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P1": {
        "Offset": 37008,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_G_POINT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_R_POINT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_R_POINT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_R_POINT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P2": {
        "Offset": 37012,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_B_POINT_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_B_POINT_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_G_POINT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_G_POINT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P3": {
        "Offset": 37016,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_C_POINT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_C_POINT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_C_POINT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_B_POINT_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P4": {
        "Offset": 37020,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_Y_POINT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_M_POINT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_M_POINT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_M_POINT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P5": {
        "Offset": 37024,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR0_BEF_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR0_BEF_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_Y_POINT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_Y_POINT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P6": {
        "Offset": 37028,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR0_AFT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR0_AFT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR0_AFT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR0_BEF_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P7": {
        "Offset": 37032,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR1_BEF_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR1_BEF_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR1_BEF_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR0_AREA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P8": {
        "Offset": 37036,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR1_AREA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR1_AFT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR1_AFT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR1_AFT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P9": {
        "Offset": 37040,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR2_AFT_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_BEF_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_BEF_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_BEF_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P10": {
        "Offset": 37044,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR3_BEF_R": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_AREA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_AFT_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR2_AFT_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P11": {
        "Offset": 37048,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR3_AFT_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR3_AFT_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR3_BEF_B": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR3_BEF_G": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P12": {
        "Offset": 37052,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR4_BEF_G": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR4_BEF_R": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR3_AREA": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR3_AFT_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P13": {
        "Offset": 37056,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR4_AFT_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR4_AFT_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR4_AFT_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR4_BEF_B": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P14": {
        "Offset": 37060,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR5_BEF_B": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR5_BEF_G": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR5_BEF_R": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR4_AREA": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P15": {
        "Offset": 37064,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_SEL_COLOR5_AREA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR5_AFT_B": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR5_AFT_G": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_SEL_COLOR5_AFT_R": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_CE_P16": {
        "Offset": 37068,
        "Read Mask": "0x00000007",
        "Write Mask": "0x00000007",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_CSM_DITHER_KIND": {
            "Position": [
              1,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          },
          "ST1_CSM_FRC_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Color Enhancement IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P0": {
        "Offset": 37072,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_CMB": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P1": {
        "Offset": 37076,
        "Read Mask": "0x0000ACF3",
        "Write Mask": "0x0000ACF3",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LOCAL_LED": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BCTRL": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DD": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BL": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LOCAL_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SRE_ON": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SRE": {
            "Position": [
              4,
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_C1": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_C0": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P2": {
        "Offset": 37080,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE193D57",
        "Bits": {
          "ST1_LO_CR_INI1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI1": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_IMAGE1": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BL_PERCENT1": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000002B",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_BL1": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P3": {
        "Offset": 37084,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A0A1E",
        "Bits": {
          "ST1_BR_MID_INI1": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_SET1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P4": {
        "Offset": 37088,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_BR_MID1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P5": {
        "Offset": 37092,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE283D6F",
        "Bits": {
          "ST1_LO_CR_INI2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000028",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI2": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001E",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_IMAGE2": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BL_PERCENT2": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000037",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_BL2": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P6": {
        "Offset": 37096,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A143C",
        "Bits": {
          "ST1_BR_MID_INI2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000014",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_SET2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000003C",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P7": {
        "Offset": 37100,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_BR_MID2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P8": {
        "Offset": 37104,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xBE4133B5",
        "Bits": {
          "ST1_LO_CR_INI3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000BE",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000041",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI3": {
            "Position": [
              9,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_IMAGE3": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BL_PERCENT3": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000005A",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_AUTO_BL3": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P9": {
        "Offset": 37108,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x030A2364",
        "Bits": {
          "ST1_BR_MID_INI3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x0000000A",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000023",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_SET3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000064",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P10": {
        "Offset": 37112,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_BR_MID3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P11": {
        "Offset": 37116,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0x1FC32644",
        "Bits": {
          "ST1_LO_CR_SET4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_INI4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000026",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI4": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000022",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P12": {
        "Offset": 37120,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xC0030619",
        "Bits": {
          "ST1_BR_MID4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000C0",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_MID_INI4": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000006",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P13": {
        "Offset": 37124,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00100000",
        "Bits": {
          "ST1_DKSATU_SET1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000010",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_SET1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_INI1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P14": {
        "Offset": 37128,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0x52C34C32",
        "Bits": {
          "ST1_LO_CR_SET5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000052",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_INI5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000004C",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI5": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000019",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P15": {
        "Offset": 37132,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xF2031F32",
        "Bits": {
          "ST1_BR_MID5": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000F2",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_MID_INI5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x0000001F",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET5": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P16": {
        "Offset": 37136,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00130000",
        "Bits": {
          "ST1_DKSATU_SET2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000013",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_SET2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_INI2": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P17": {
        "Offset": 37140,
        "Read Mask": "0xFFFFFFFE",
        "Write Mask": "0xFFFFFFFE",
        "Reset Value": "0xAAC36824",
        "Bits": {
          "ST1_LO_CR_SET6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000AA",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LO_CR_INI6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000C3",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_SET6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000068",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_INI6": {
            "Position": [
              1,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000012",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P18": {
        "Offset": 37144,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFF03323F",
        "Bits": {
          "ST1_BR_MID6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_MID_INI6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000003",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DKCR_SET6": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000032",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_GL_CR_SET6": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x0000003F",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P19": {
        "Offset": 37148,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00250000",
        "Bits": {
          "ST1_DKSATU_SET3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000025",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_SET3": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_SATU_INI3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P20": {
        "Offset": 37152,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_IMG_DIM_TH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_IMG_DIM_ADD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_IMG_DIM": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P21": {
        "Offset": 37156,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_BL_DIM_TH": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_BL_DIM_ADD": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_BL_DIM": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P22": {
        "Offset": 37160,
        "Read Mask": "0xFFFFFFF8",
        "Write Mask": "0xFFFFFFF8",
        "Reset Value": "0x04000458",
        "Bits": {
          "ST1_PWM_PERIOD_UP": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_CYCLE": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_DIV": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_DITH_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_MODE_DIM": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000005",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_CABC_PTLON": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P23": {
        "Offset": 37164,
        "Read Mask": "0x00DFF7FF",
        "Write Mask": "0x00DFF7FF",
        "Reset Value": "0x00004204",
        "Bits": {
          "ST1_LEDPWMPOL": {
            "Position": [
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWMWM": {
            "Position": [
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LEDPWMFIX": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_BIT_LENGTH": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_FRC_ON": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_METHOD_DOWN": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_METHOD_UP": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000002",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_PWM_PERIOD_DOWN": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000004",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P24": {
        "Offset": 37168,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00404000",
        "Bits": {
          "ST1_DARK_INTENSITY": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DARK_SATURATION_PLUS": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000040",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DBV_MAP_SEL": {
            "Position": [
              6,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_APL_MAX_TEST": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DITHER_KIND": {
            "Position": [
              3,
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_DBV_FILTER": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P25": {
        "Offset": 37172,
        "Read Mask": "0x00FFFFFF",
        "Write Mask": "0x00FFFFFF",
        "Reset Value": "0x00808080",
        "Bits": {
          "ST1_BL_AREA_RATIO": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_CR_AREA_RATIO": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_BR_AREA_RATIO": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000080",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P26": {
        "Offset": 37176,
        "Read Mask": "0xF31F3773",
        "Write Mask": "0xF31F3773",
        "Reset Value": "0x80080002",
        "Bits": {
          "ST1_LD_AUTO_CLK_ON": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_CNT_CLK_ON": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_CLK_ON": {
            "Position": [
              29
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_HISTL_CLK_ON": {
            "Position": [
              28
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_TRANSFER_MODE": {
            "Position": [
              24,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACCUMULATOR_OFFSET_SELECT": {
            "Position": [
              20
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_HRF_NOISE_REDUCTION": {
            "Position": [
              16,
              19
            ],
            "Type": "RW",
            "Reset": "0x00000008",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_EDGE_COEFF_RANGE": {
            "Position": [
              12,
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_HRF_THRESHOLD": {
            "Position": [
              8,
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_COEFF_RANGE": {
            "Position": [
              4,
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_10BIT_INPUT_ON": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000001",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_MAXAPL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P27": {
        "Offset": 37180,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST1_LD_TR0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P28": {
        "Offset": 37184,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST1_LD_TR1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P29": {
        "Offset": 37188,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x80800000",
        "Bits": {
          "ST1_LD_TR2": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x80800000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P30": {
        "Offset": 37192,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_XSIZE_END": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_XSIZE_START": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P31": {
        "Offset": 37196,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_YBLK": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_XBLK": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_XSIZE_STEP": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P32": {
        "Offset": 37200,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_YSIZE_STEP": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_YSIZE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P33": {
        "Offset": 37204,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA0": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P34": {
        "Offset": 37208,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA1": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P35": {
        "Offset": 37212,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA2": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P36": {
        "Offset": 37216,
        "Read Mask": "0x007FFFFF",
        "Write Mask": "0x007FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA3": {
            "Position": [
              0,
              22
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P37": {
        "Offset": 37220,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NY_AREA1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NY_AREA0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P38": {
        "Offset": 37224,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NY_AREA3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NY_AREA2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P39": {
        "Offset": 37228,
        "Read Mask": "0x003FFFFF",
        "Write Mask": "0x003FFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA_ALL": {
            "Position": [
              0,
              21
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P40": {
        "Offset": 37232,
        "Read Mask": "0xF307FFFF",
        "Write Mask": "0xF307FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT": {
            "Position": [
              28,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_EDGE_REFLECTION_ON": {
            "Position": [
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_FILTER_ON": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_TYPE": {
            "Position": [
              16,
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_MIN": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_MAX": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P41": {
        "Offset": 37236,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_V1H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V1H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V1H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V1H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P42": {
        "Offset": 37240,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_V2H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V2H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V2H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V2H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P43": {
        "Offset": 37244,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_V3H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V3H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V3H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V3H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P44": {
        "Offset": 37248,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_V4H4": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V4H3": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V4H2": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_DIRECTIVITY_V4H1": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P45": {
        "Offset": 37252,
        "Read Mask": "0x000000FF",
        "Write Mask": "0x000000FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DIRECTIVITY_OFFSET": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P46": {
        "Offset": 37256,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_AREA_CALC_RTO_MA": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_AREA_CALC_OFS": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P47": {
        "Offset": 37260,
        "Read Mask": "0x00FF00FF",
        "Write Mask": "0x00FF00FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_DEVIATION": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_CNR_CALC_RATIO": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P48": {
        "Offset": 37264,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_HENSA_SUBSTITUTION": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_APL_SUBSTITUTION": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P49": {
        "Offset": 37268,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P50": {
        "Offset": 37272,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P51": {
        "Offset": 37276,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P52": {
        "Offset": 37280,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P53": {
        "Offset": 37284,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P54": {
        "Offset": 37288,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P55": {
        "Offset": 37292,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P56": {
        "Offset": 37296,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_DATA14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P57": {
        "Offset": 37300,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_BL_DATA16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P58": {
        "Offset": 37304,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_ACL_DATA2": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA1": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA0": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_PERCENT": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P59": {
        "Offset": 37308,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_ACL_DATA6": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA5": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA4": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA3": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P60": {
        "Offset": 37312,
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_ACL_DATA8": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_ACL_DATA7": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P61": {
        "Offset": 37316,
        "Read Mask": "0xFF01FF01",
        "Write Mask": "0xFF01FF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_TELL_TALE_HENSA_ALL": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_HENSA_ALL_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_APL_ALL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_APL_ALL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P62": {
        "Offset": 37320,
        "Read Mask": "0xFF01FF01",
        "Write Mask": "0xFF01FF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_TELL_TALE_HENSA": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_HENSA_ON": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_APL": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_APL_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P63": {
        "Offset": 37324,
        "Read Mask": "0xFFFF0001",
        "Write Mask": "0xFFFF0001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_TELL_TALE_LED_VALUE": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_TELL_TALE_LED_VALUE_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P64": {
        "Offset": 37328,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_XDIV1": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_XDIV0": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P65": {
        "Offset": 37332,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_YDIV1": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_YDIV0": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P66": {
        "Offset": 37336,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_EDGE_COEFF_TOP_BOTTOM": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_EDGE_COEFF_LEFT_TOP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P67": {
        "Offset": 37340,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_EDGE_COEFF_LEFT_RIGHT": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_EDGE_COEFF_RIGHT_TOP": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P68": {
        "Offset": 37344,
        "Read Mask": "0x0FFF0FFF",
        "Write Mask": "0x0FFF0FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_EDGE_COEFF_LEFT_BOTTOM": {
            "Position": [
              16,
              27
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_EDGE_COEFF_CENTER": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P69": {
        "Offset": 37348,
        "Read Mask": "0x00000FFF",
        "Write Mask": "0x00000FFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_EDGE_COEFF_RIGHT_BOTTOM": {
            "Position": [
              0,
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P70": {
        "Offset": 37352,
        "Read Mask": "0xFFFF73B9",
        "Write Mask": "0xFFFF73B9",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_RAM_BANK_POINTER": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_RAM_BANK_MODE": {
            "Position": [
              12,
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_INT_MODE": {
            "Position": [
              8,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_COEFF_ON": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_HORIZONTAL_SWAP_ON": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_VERTICAL_SWAP_ON": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_EDGE_COEFF_ON": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_BL_COLLECT_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P71": {
        "Offset": 37356,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_RAM_BANK": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P72": {
        "Offset": 37360,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P73": {
        "Offset": 37364,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P74": {
        "Offset": 37368,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P75": {
        "Offset": 37372,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P76": {
        "Offset": 37376,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P77": {
        "Offset": 37380,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P78": {
        "Offset": 37384,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P79": {
        "Offset": 37388,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P80": {
        "Offset": 37392,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER17": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P81": {
        "Offset": 37396,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER19": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER18": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P82": {
        "Offset": 37400,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER21": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER20": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P83": {
        "Offset": 37404,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER23": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER22": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P84": {
        "Offset": 37408,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER25": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER24": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P85": {
        "Offset": 37412,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER27": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER26": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P86": {
        "Offset": 37416,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER29": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER28": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P87": {
        "Offset": 37420,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER31": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER30": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P88": {
        "Offset": 37424,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER33": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER32": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P89": {
        "Offset": 37428,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER35": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER34": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P90": {
        "Offset": 37432,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER37": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER36": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P91": {
        "Offset": 37436,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER39": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER38": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P92": {
        "Offset": 37440,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER41": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER40": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P93": {
        "Offset": 37444,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER43": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER42": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P94": {
        "Offset": 37448,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER45": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER44": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P95": {
        "Offset": 37452,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER47": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER46": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P96": {
        "Offset": 37456,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER49": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER48": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P97": {
        "Offset": 37460,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER51": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER50": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P98": {
        "Offset": 37464,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER53": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER52": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P99": {
        "Offset": 37468,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER55": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER54": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P100": {
        "Offset": 37472,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER57": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER56": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P101": {
        "Offset": 37476,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER59": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER58": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P102": {
        "Offset": 37480,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER61": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER60": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P103": {
        "Offset": 37484,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_Y_POINTER63": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_Y_POINTER62": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P104": {
        "Offset": 37488,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS1": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS0": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P105": {
        "Offset": 37492,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS3": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS2": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P106": {
        "Offset": 37496,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS5": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS4": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P107": {
        "Offset": 37500,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS7": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS6": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P108": {
        "Offset": 37504,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS9": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS8": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P109": {
        "Offset": 37508,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS11": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS10": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P110": {
        "Offset": 37512,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS13": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS12": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P111": {
        "Offset": 37516,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS15": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS14": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P112": {
        "Offset": 37520,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS17": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS16": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P113": {
        "Offset": 37524,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS19": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS18": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P114": {
        "Offset": 37528,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS21": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS20": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P115": {
        "Offset": 37532,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS23": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS22": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P116": {
        "Offset": 37536,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS25": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS24": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P117": {
        "Offset": 37540,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS27": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS26": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P118": {
        "Offset": 37544,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS29": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS28": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P119": {
        "Offset": 37548,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS31": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS30": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P120": {
        "Offset": 37552,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS33": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS32": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P121": {
        "Offset": 37556,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS35": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS34": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P122": {
        "Offset": 37560,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS37": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS36": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P123": {
        "Offset": 37564,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS39": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS38": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P124": {
        "Offset": 37568,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS41": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS40": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P125": {
        "Offset": 37572,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS43": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS42": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P126": {
        "Offset": 37576,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS45": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS44": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P127": {
        "Offset": 37580,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS47": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS46": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P128": {
        "Offset": 37584,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS49": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS48": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P129": {
        "Offset": 37588,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS51": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS50": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P130": {
        "Offset": 37592,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS53": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS52": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P131": {
        "Offset": 37596,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS55": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS54": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P132": {
        "Offset": 37600,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS57": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS56": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P133": {
        "Offset": 37604,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS59": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS58": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P134": {
        "Offset": 37608,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS61": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS60": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P135": {
        "Offset": 37612,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_LED_OFFSET_ADDRESS63": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_LED_OFFSET_ADDRESS62": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P136": {
        "Offset": 37616,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P137": {
        "Offset": 37620,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS7": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS6": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS5": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS4": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P138": {
        "Offset": 37624,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS11": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS10": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS9": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS8": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P139": {
        "Offset": 37628,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS15": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS14": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS13": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS12": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P140": {
        "Offset": 37632,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS19": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS18": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS17": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS16": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P141": {
        "Offset": 37636,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS23": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS22": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS21": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS20": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P142": {
        "Offset": 37640,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS27": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS26": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS25": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS24": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P143": {
        "Offset": 37644,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS31": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS30": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS29": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS28": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P144": {
        "Offset": 37648,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS35": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS34": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS33": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS32": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P145": {
        "Offset": 37652,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS39": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS38": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS37": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS36": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P146": {
        "Offset": 37656,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS43": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS42": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS41": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS40": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P147": {
        "Offset": 37660,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS47": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS46": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS45": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS44": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P148": {
        "Offset": 37664,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS51": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS50": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS49": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS48": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P149": {
        "Offset": 37668,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS55": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS54": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS53": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS52": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P150": {
        "Offset": 37672,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS59": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS58": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS57": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS56": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P151": {
        "Offset": 37676,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_NUM_OF_LEDS63": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS62": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS61": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          },
          "ST1_LD_NUM_OF_LEDS60": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP setting (Stream1)"
          }
        }
      },
      "ST1_LD_P152": {
        "Offset": 37704,
        "Read Mask": "0x00000001",
        "Write Mask": "0x00000001",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_EN": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P153": {
        "Offset": 37708,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM00": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC00": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P154": {
        "Offset": 37712,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P155": {
        "Offset": 37716,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END00_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END00_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P156": {
        "Offset": 37720,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM01": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC01": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P157": {
        "Offset": 37724,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P158": {
        "Offset": 37728,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END01_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END01_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P159": {
        "Offset": 37732,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM02": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC02": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P160": {
        "Offset": 37736,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P161": {
        "Offset": 37740,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END02_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END02_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P162": {
        "Offset": 37744,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM03": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC03": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P163": {
        "Offset": 37748,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P164": {
        "Offset": 37752,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END03_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END03_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P165": {
        "Offset": 37756,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM04": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC04": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P166": {
        "Offset": 37760,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P167": {
        "Offset": 37764,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END04_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END04_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P168": {
        "Offset": 37768,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM05": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC05": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P169": {
        "Offset": 37772,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P170": {
        "Offset": 37776,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END05_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END05_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P171": {
        "Offset": 37780,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM06": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC06": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P172": {
        "Offset": 37784,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P173": {
        "Offset": 37788,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END06_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END06_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P174": {
        "Offset": 37792,
        "Read Mask": "0xDFFF1FFF",
        "Write Mask": "0xDFFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_SYM07": {
            "Position": [
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SWC07": {
            "Position": [
              30
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_SRT07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P175": {
        "Offset": 37796,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_MID07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_MID07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P176": {
        "Offset": 37800,
        "Read Mask": "0x1FFF1FFF",
        "Write Mask": "0x1FFF1FFF",
        "Reset Value": "0x1FFF1FFF",
        "Bits": {
          "ST1_LD_PANEL_OUTLINE_END07_Y": {
            "Position": [
              16,
              28
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_PANEL_OUTLINE_END07_X": {
            "Position": [
              0,
              12
            ],
            "Type": "RW",
            "Reset": "0x00001FFF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P177": {
        "Offset": 37804,
        "Read Mask": "0x00FFFF01",
        "Write Mask": "0x00FFFF01",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_SHAPE_Y_ZONE_NUM": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_X_ZONE_NUM": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_IMAGE_ON": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P178": {
        "Offset": 37808,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0xFFFFFFFF",
        "Bits": {
          "ST1_LD_SHAPE_LUT3": {
            "Position": [
              24,
              31
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_LUT2": {
            "Position": [
              16,
              23
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_LUT1": {
            "Position": [
              8,
              15
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_LUT0": {
            "Position": [
              0,
              7
            ],
            "Type": "RW",
            "Reset": "0x000000FF",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P179": {
        "Offset": 37812,
        "Read Mask": "0x03FF03FF",
        "Write Mask": "0x03FF03FF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_SHAPE_Y_ZONE_SIZE": {
            "Position": [
              16,
              25
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_X_ZONE_SIZE": {
            "Position": [
              0,
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      },
      "ST1_LD_P180": {
        "Offset": 37816,
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "ST1_LD_SHAPE_Y_DIV": {
            "Position": [
              16,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          },
          "ST1_LD_SHAPE_X_DIV": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Local Dimming IP Setting (Stream1)"
          }
        }
      }
    },
    "Address": "0x21080000",
    "Size": 49152
  },
  "HYDRA": {
    "Register": {
      "HYDRA_OPCODE": {
        "Offset": 0,
        "Description": "Instruction opcode register",
        "Defines": "skip",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "OPCODE": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write a Hydra opcode here to start a vector instruction%%0AThis register always reads as 0"
          }
        }
      },
      "HYDRA_VL": {
        "Offset": 4,
        "Description": "Vector length register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "VL": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector length%%0AThis and the various address registers are `HYDRA_WIDTH_W bits wide,%%0Aconfigured for each chip based on the size of the chip's RAM address space%%0AFor DIG2409, they are 17 bits wide to address 128KB of RAM"
          }
        }
      },
      "HYDRA_VMA": {
        "Offset": 8,
        "Description": "Vector mask address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "VMA": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector mask address"
          }
        }
      },
      "HYDRA_VPC": {
        "Offset": 12,
        "Description": "Vector program counter register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "VPC": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector program counter"
          }
        }
      },
      "HYDRA_G0": {
        "Offset": 16,
        "Description": "General purpose register 0",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "G0": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "G0"
          }
        }
      },
      "HYDRA_G1": {
        "Offset": 20,
        "Description": "General purpose register 1",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "G1": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "G1"
          }
        }
      },
      "HYDRA_IRQ": {
        "Offset": 32,
        "Description": "Interrupt request status register",
        "Defines": "skip",
        "Read Mask": "0x00FF023F",
        "Write Mask": "0x00003D00",
        "Reset Value": "0x00000003",
        "Bits": {
          "ERROR_WHICH": {
            "Position": [
              20,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Location of reported error%%0A0: General error%%0A1: In src1%%0A2: In src2%%0A3: In src3 or dest2%%0A4: In dest%%0A5: In other opcode field%%0A6: In datapath%%0A7: In SPU"
          },
          "ERROR_REASON": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Type of reported error%%0A0: No error%%0A1: Instruction buffer overrun%%0A2: Invalid opcode%%0A3: Feature not available%%0A4: Invalid CFG%%0A5: Invalid operand%%0A6: Invalid parameter%%0A7: Invalid base address%%0A8: Invalid dimension%%0A9: Bus error%%0A15: Internal fault"
          },
          "ACK_TRREADY": {
            "Position": [
              13
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write a 1 to clear TRREADY condition"
          },
          "ACK_TRIDLE": {
            "Position": [
              12
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write a 1 to clear TRIDLE condition"
          },
          "ACK_ERROR": {
            "Position": [
              11
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write a 1 to clear ERROR condition"
          },
          "ACK_DONE": {
            "Position": [
              10
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write a 1 to clear DONE condition"
          },
          "NREADY": {
            "Position": [
              9
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only complement of the READY bit"
          },
          "RESET": {
            "Position": [
              8
            ],
            "Type": "C1",
            "Reset": "0x00000000",
            "Comment": "Write a 1 to reset Hydra to idle state"
          },
          "TRREADY": {
            "Position": [
              5
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only flag, set upon a transition from BUSY state to READY or IDLE"
          },
          "TRIDLE": {
            "Position": [
              4
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only flag, set upon a transition to BUSY or READY state to IdLE"
          },
          "ERROR": {
            "Position": [
              3
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only flag, set when any error is detected"
          },
          "DONE": {
            "Position": [
              2
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Read-only flag, set when an instruction finishes"
          },
          "READY": {
            "Position": [
              1
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Reads as 1 when the instruction buffer is READY or IDLE%%0AThis means Hydra is ready to accept a new instruction in OPCODE"
          },
          "IDLE": {
            "Position": [
              0
            ],
            "Type": "R",
            "Reset": "0x00000001",
            "Comment": "Reads as 1 when the instruction buffer is IDLE%%0AThis means Hydra has finished all pending vector instructions or SPU programs"
          }
        }
      },
      "HYDRA_IEN": {
        "Offset": 36,
        "Description": "Interrupt enable register",
        "Read Mask": "0x0000003F",
        "Write Mask": "0x0000003F",
        "Reset Value": "0x00000000",
        "Bits": {
          "EN_TRREADY": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, TRREADY condition asserts a CPU interrupt"
          },
          "EN_TRIDLE": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, TRIDLE condition asserts a CPU interrupt"
          },
          "EN_ERROR": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, ERROR condition asserts a CPU interrupt"
          },
          "EN_DONE": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, DONE condition asserts a CPU interrupt"
          },
          "EN_READY": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, READY condition asserts a CPU interrupt"
          },
          "EN_IDLE": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, IDLE condition asserts a CPU interrupt"
          }
        }
      },
      "HYDRA_MODES": {
        "Offset": 40,
        "Description": "General modes register",
        "Read Mask": "0x01070007",
        "Write Mask": "0x01070007",
        "Reset Value": "0x00000000",
        "Bits": {
          "PRIV_ONLY": {
            "Position": [
              24
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, only privileged firmware can read/write Hydra registers"
          },
          "DIS_JOIN": {
            "Position": [
              18
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, instruction joining feature is inhibited"
          },
          "DIS_HSHAKE": {
            "Position": [
              17
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, read/write handshake stalls are inhibited for OPCODE, G0, and G1"
          },
          "EN_WADDR": {
            "Position": [
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "If 1, enable word address compatibility mode  (Chimera systems only)"
          },
          "ROUND": {
            "Position": [
              0,
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Rounding mode for arithmetic%%0A0: Round to nearest, ties to even  (standard IEEE rounding)%%0A1: Round toward zero%%0A2: Round upward (toward +infinity)%%0A3: Round downward (toward -infinity)%%0A4: Round to nearest, ties toward +infinity%%0A5: Round to nearest, ties away from zero%%0A6: Round away from zero"
          }
        }
      },
      "HYDRA_PCOUNT": {
        "Offset": 44,
        "Description": "Performance counter register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "COUNT": {
            "Position": [
              4,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Current count"
          },
          "EVENT": {
            "Position": [
              0,
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Type of event to count%%0A0: None (counter is disabled)%%0A1: Count each instruction posted to instruction buffer%%0A2: Count each cycle that reports an error%%0A3: Count each cycle when pipeline stalls%%0A4: Count all cycles when Hydra is active%%0A5: Count all cycles when Hydra's ALU is active%%0A6: Count all cycles when SPU is active%%0A7: Count each instruction posted while ERROR is already true%%0A8: Count vector iterations processed"
          }
        }
      },
      "HYDRA_STATUS": {
        "Offset": 48,
        "Description": "Status flags from recent vector operations%%0AAfter each status-producing vector instruction completes, these bits change to 1 to indicate when at least one vector iteration had the indicated kind of result%%0AThese bits will change back to 0 only when firmware writes to STATUS",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "NNEGATIVE": {
            "Position": [
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mathematical result was not negative"
          },
          "NZERO": {
            "Position": [
              14
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mathematical result was not exactly zero"
          },
          "NINFINITE": {
            "Position": [
              13
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was not infinity"
          },
          "NDIVZERO": {
            "Position": [
              12
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "No division by zero"
          },
          "NINEXACT": {
            "Position": [
              11
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was not inexact"
          },
          "NINVALID": {
            "Position": [
              10
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was not NaN"
          },
          "NUNDERFLOW": {
            "Position": [
              9
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result did not underflow"
          },
          "NOVERFLOW": {
            "Position": [
              8
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result did not overflow"
          },
          "NEGATIVE": {
            "Position": [
              7
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mathematical result was negative"
          },
          "ZERO": {
            "Position": [
              6
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Mathematical result was exactly zero"
          },
          "INFINITE": {
            "Position": [
              5
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was +/- infinity"
          },
          "DIVZERO": {
            "Position": [
              4
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Division by zero"
          },
          "INEXACT": {
            "Position": [
              3
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was inexact  (significant bits were lost to rounding or overflow)"
          },
          "INVALID": {
            "Position": [
              2
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result was NaN"
          },
          "UNDERFLOW": {
            "Position": [
              1
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result underflowed  (too near zero to be represented)"
          },
          "OVERFLOW": {
            "Position": [
              0
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Result overflowed  (too large in magnitude to be represented)"
          }
        }
      },
      "HYDRA_COMPAT_OPCODE": {
        "Offset": 52,
        "Description": "Compatibility opcode register",
        "Defines": "skip",
        "Read Mask": "0x0000FFFF",
        "Write Mask": "0x0000FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "COMPAT_OPCODE": {
            "Position": [
              0,
              15
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Write a Hydra 3-style opcode here to start an instruction%%0AThis register always reads as 0"
          }
        }
      },
      "HYDRA_VMCNT": {
        "Offset": 56,
        "Description": "Vector mask count register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "VMCNT": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector mask population count%%0AAfter each mask-using or mask-producing instruction completes, this register updates with a count of the active bits in the mask."
          }
        }
      },
      "HYDRA_PROPS": {
        "Offset": 60,
        "Description": "Read-only properties and version register",
        "Read Mask": "0x0FFFFFFF",
        "Write Mask": "0x00000000",
        "Reset Value": "0x0400000F",
        "Bits": {
          "ID_MAJOR_VER": {
            "Position": [
              24,
              27
            ],
            "Type": "R",
            "Reset": "0x00000004",
            "Comment": "Hydra ID major version number"
          },
          "ID_MINOR_VER": {
            "Position": [
              20,
              23
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Hydra ID minor version number"
          },
          "ID_SUBMINOR_VER": {
            "Position": [
              16,
              19
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Hydra ID subminor version number"
          },
          "PROPERTIES": {
            "Position": [
              4,
              15
            ],
            "Type": "R",
            "Reset": "0x00000000",
            "Comment": "Currently always 0x0000"
          },
          "CONTEXTS": {
            "Position": [
              0,
              3
            ],
            "Type": "R",
            "Reset": "0x0000000F",
            "Comment": "Value for RISC-V systems"
          }
        }
      },
      "HYDRA_V0CFG": {
        "Offset": 64,
        "Description": "Vector 0 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V0CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 0 type and modes"
          }
        }
      },
      "HYDRA_V0ADDR": {
        "Offset": 68,
        "Description": "Vector 0 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V0ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 0 base address"
          }
        }
      },
      "HYDRA_V1CFG": {
        "Offset": 72,
        "Description": "Vector 1 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V1CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 1 type and modes"
          }
        }
      },
      "HYDRA_V1ADDR": {
        "Offset": 76,
        "Description": "Vector 1 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V1ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 1 base address"
          }
        }
      },
      "HYDRA_V2CFG": {
        "Offset": 80,
        "Description": "Vector 2 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V2CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 2 type and modes"
          }
        }
      },
      "HYDRA_V2ADDR": {
        "Offset": 84,
        "Description": "Vector 2 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V2ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 2 base address"
          }
        }
      },
      "HYDRA_V3CFG": {
        "Offset": 88,
        "Description": "Vector 3 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V3CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 3 type and modes"
          }
        }
      },
      "HYDRA_V3ADDR": {
        "Offset": 92,
        "Description": "Vector 3 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V3ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 3 base address"
          }
        }
      },
      "HYDRA_V4CFG": {
        "Offset": 96,
        "Description": "Vector 4 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V4CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 4 type and modes"
          }
        }
      },
      "HYDRA_V4ADDR": {
        "Offset": 100,
        "Description": "Vector 4 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V4ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 4 base address"
          }
        }
      },
      "HYDRA_V5CFG": {
        "Offset": 104,
        "Description": "Vector 5 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V5CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 5 type and modes"
          }
        }
      },
      "HYDRA_V5ADDR": {
        "Offset": 108,
        "Description": "Vector 5 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V5ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 5 base address"
          }
        }
      },
      "HYDRA_V6CFG": {
        "Offset": 112,
        "Description": "Vector 6 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V6CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 6 type and modes"
          }
        }
      },
      "HYDRA_V6ADDR": {
        "Offset": 116,
        "Description": "Vector 6 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V6ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 6 base address"
          }
        }
      },
      "HYDRA_V7CFG": {
        "Offset": 120,
        "Description": "Vector 7 type and modes register",
        "Read Mask": "0xFFFFFFFF",
        "Write Mask": "0xFFFFFFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V7CFG": {
            "Position": [
              0,
              31
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 7 type and modes"
          }
        }
      },
      "HYDRA_V7ADDR": {
        "Offset": 124,
        "Description": "Vector 7 address register",
        "Read Mask": "0x0001FFFF",
        "Write Mask": "0x0001FFFF",
        "Reset Value": "0x00000000",
        "Bits": {
          "V7ADDR": {
            "Position": [
              0,
              16
            ],
            "Type": "RW",
            "Reset": "0x00000000",
            "Comment": "Vector 7 base address"
          }
        }
      }
    },
    "Address": "0x40000000",
    "Size": 4096
  }
}