// Seed: 435634487
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output supply0 id_5
);
  wire id_7;
  assign id_5 = 1;
  wire id_8;
  wire id_9;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input logic id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    output logic id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output tri0 id_13
);
  always @* begin
    begin
      id_13 = 1;
    end
    id_9 <= id_0;
  end
  module_0(
      id_8, id_13, id_13, id_7, id_5, id_13
  );
endmodule
