$date
	Sun Oct 23 08:06:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#694866
b10001 &
b10001 %
1$
b10001 !
1"
#694867
0"
#694870
b110100 &
b110100 %
#694874
b11010 &
b11010 %
#694878
b1101 &
b1101 %
#694882
b101000 &
b101000 %
#694886
b10100 &
b10100 %
#694890
b1010 &
b1010 %
#694894
b101 &
b101 %
#694898
b10000 &
b10000 %
#694902
b1000 &
b1000 %
#694906
b100 &
b100 %
#694910
b10 &
b10 %
#694914
b1 &
b1 %
1#
#694918
b0 &
0#
b0 %
0$
#1725656
b10000 !
1"
#1725658
b10000 &
b10000 %
1$
#1725659
0"
#1725662
b1000 &
b1000 %
#1725666
b100 &
b100 %
#1725670
b10 &
b10 %
#1725674
b1 &
b1 %
1#
#1725678
b0 &
0#
b0 %
0$
#2710749
b1000 !
1"
#2710750
b1000 &
b1000 %
1$
#2710751
0"
#2710754
b100 &
b100 %
#2710758
b10 &
b10 %
#2710762
b1 &
b1 %
1#
#2710766
b0 &
0#
b0 %
0$
#4500012
