INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_1/iporfirio_6_1_1/iporfirio_6_1_1.sim/sim_1/synth/timing/xsim/Register_with_synch_reset_load_behavior_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_1/Register_with_synch_reset_load_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_with_synch_reset_load_behavior_tb
