{"Source Block": ["oh/elink/dv/dv_elink.v@72:153@HdlStmProcess", "   reg [31:0] s_axicfg_wdata;\n   reg [3:0]  s_axicfg_wstrb;\n   reg \t      s_axicfg_wvalid;\n   \n    //Reset\n   initial\n     begin\n\t$display($time, \" << Starting the Simulation >>\");\t\n\t#0\n\t  hw_reset        = 1'b1;\n\tclkin             = 1'b0;\n        rx_lclk_p         = 1'b0;\n        rx_frame_p        = 1'b0;\n\trx_data_p[7:0]    = 8'h00; \n    \ttx_wr_wait_p      = 1'b0;\n    \ttx_rd_wait_p      = 1'b0;\n    \tm_axi_aclk        = 1'b0;\n    \tm_axi_aresetn     = 1'b0;\n    \tm_axi_arready     = 1'b0;\n    \tm_axi_awready     = 1'b0;\n\tm_axi_bid         = 1'b0;  \n\tm_axi_bresp[1:0]  = 2'b0;\n    \tm_axi_bvalid      = 1'b0;\n\tm_axi_rdata[63:0] = 64'b0;\n\tm_axi_rid[0:0]    = 1'b0;\n    \tm_axi_rlast       = 1'b0;\n\tm_axi_rresp[1:0]  = 2'b0; \n    \tm_axi_rvalid      = 1'b0;\n    \tm_axi_wready      = 1'b0;\n    \ts_axi_aclk        = 1'b0;\n    \ts_axi_aresetn     = 1'b0;\n\ts_axi_araddr[29:0]= 30'b0;\n\ts_axi_arburst[1:0]= 2'b0;\n\ts_axi_arcache[3:0]= 4'b0;\n\ts_axi_arid[11:0]  = 12'b0;\n\ts_axi_arlen[7:0]  = 8'b0;\n\ts_axi_arlock[0:0] = 1'b0;\n\ts_axi_arprot[2:0] = 2'b0;\n\ts_axi_arqos[3:0]  = 4'b0;\n\ts_axi_arregion[3:0]=4'b0;\t\n\ts_axi_arsize[2:0] = 2'b0;\n    \ts_axi_arvalid     = 1'b0;\n\ts_axi_awaddr[29:0]= 30'b0;\n\ts_axi_awburst[1:0]= 2'b0;\n\ts_axi_awcache[3:0]= 4'b0;\n\ts_axi_awid[11:0]  = 12'b0;\n\ts_axi_awlen[7:0]  = 8'b0;\n\ts_axi_awlock[0:0] = 1'b0;\n\ts_axi_awprot[2:0] = 3'b0;\n\ts_axi_awqos[3:0]  = 4'b0;\n\ts_axi_awregion[3:0]= 4'b0;\n\ts_axi_awsize[2:0]  = 3'b0;\n    \ts_axi_awvalid      = 1'b0;\n    \ts_axi_bready       = 1'b0;\n    \ts_axi_rready       = 1'b0;\n\ts_axi_wdata[31:0]  = 32'b0;\n    \ts_axi_wlast        = 1'b0;\n\ts_axi_wstrb[3:0]   = 4'b0;\n    \ts_axi_wvalid       = 1'b0;\n\ts_axicfg_aclk        = 1'b0;\n    \ts_axicfg_aresetn     = 1'b0;\n\ts_axicfg_araddr[12:0]=13'b0;\n\ts_axicfg_arprot[2:0] = 1'b0;\n    \ts_axicfg_arvalid     = 1'b0;\n\ts_axicfg_awaddr[12:0]= 13'b0;\n\ts_axicfg_awprot[2:0] = 3'b0;\n    \ts_axicfg_bready      = 1'b0;\n    \ts_axicfg_rready      = 1'b0;\n\ts_axicfg_wdata[31:0] = 32'b0;\n\ts_axicfg_wstrb[3:0]  = 4'b0;\n        s_axicfg_wvalid      = 1'b0;\n       \n\t#100 \n\thw_reset            = 1'b0;    // at time 100 release reset\n\t#10000\t  \n\t  $finish;\n     end\n   \n   //Clock\n   always\n     begin\n       #10 \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[81, "\t  hw_reset        = 1'b1;\n"], [145, "\thw_reset            = 1'b0;    // at time 100 release reset\n"]], "Add": [[81, "\treset_in          = 1'b1;\n"], [145, "\t  reset_in           = 1'b0;    // at time 100 release reset\n"]]}}