// Seed: 1477415673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (id_2) begin : LABEL_0
    assign id_3 = id_2;
  end
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6
    , id_42,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11
    , id_43,
    output wand id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri1 id_15,
    output uwire id_16,
    output wire id_17,
    input tri1 id_18,
    input wire id_19,
    input wire id_20,
    input supply1 id_21,
    input tri1 id_22,
    input tri1 id_23
    , id_44,
    input wor id_24,
    output wor id_25,
    output uwire id_26,
    input tri1 id_27,
    output supply1 id_28,
    input wor id_29,
    output wor id_30,
    input supply0 id_31,
    output tri id_32,
    input tri0 id_33,
    input tri0 id_34,
    input tri0 id_35,
    output wire id_36,
    input supply1 id_37,
    input supply1 id_38,
    input supply1 id_39,
    input wand id_40
);
  module_0 modCall_1 (
      id_44,
      id_44,
      id_42,
      id_44,
      id_44
  );
  assign id_12 = 1;
  tri id_45 = 1;
endmodule
