{
	"cells": [
		{
			"id": 7,
			"tex": "PR1",
			"content": [
				"PR1"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 13,
			"tex": "AR4",
			"content": [
				"AR4"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 10,
			"tex": "Object Manager",
			"content": [
				"Object",
				"Manager"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 20,
			"tex": "AR6",
			"content": [
				"AR6"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 1,
			"tex": "\\bf Passive resources",
			"content": [
				"Passive",
				"resources"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 3
		},
		{
			"id": 22,
			"tex": "PR4",
			"content": [
				"PR4"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 3,
			"tex": "User",
			"content": [
				"User"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 12,
			"tex": "Main Memory",
			"content": [
				"Main",
				"Memory"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 2,
			"tex": "AR1",
			"content": [
				"AR1"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 23,
			"tex": "Scheduler",
			"content": [
				"Scheduler"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 18,
			"tex": "I/O Subsystem",
			"content": [
				"I/O",
				"Subsystem"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "Transactions Manager",
			"content": [
				"Transactions",
				"Manager"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 16,
			"tex": "I/O Processor and Disk(s)",
			"content": [
				"I/O",
				"Processor",
				"and",
				"Disk(s)"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 0,
			"tex": "\\bf Active resources",
			"content": [
				"Active",
				"resources"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 1
		},
		{
			"id": 8,
			"tex": "Main Processor",
			"content": [
				"Main",
				"Processor"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 11,
			"tex": "PR2",
			"content": [
				"PR2"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 17,
			"tex": "AR5",
			"content": [
				"AR5"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 15,
			"tex": "PR3",
			"content": [
				"PR3"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 19,
			"tex": "\\it Logical passive resources",
			"content": [
				"Logical",
				"passive",
				"resources"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 3
		},
		{
			"id": 5,
			"tex": "AR2",
			"content": [
				"AR2"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 9,
			"tex": "AR3",
			"content": [
				"AR3"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 21,
			"tex": "Clustering Manager",
			"content": [
				"Clustering",
				"Manager"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 4,
			"tex": "\\it Physical passive resources",
			"content": [
				"Physical",
				"passive",
				"resources"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 3
		},
		{
			"id": 14,
			"tex": "Buffering Manager",
			"content": [
				"Bu\ufb00ering",
				"Manager"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		}
	]
}