("bandgap_tb:/\tbandgap_tb IMP_POW_BANDGAP schematic" (("open" (nil hierarchy "/{IMP_POW_BANDGAP bandgap_tb schematic }:a"))) (((-2.3125 -3.625) (9.39375 2.26875)) "a" "analogArtist-Schematic" 2))("buffer_tb:/\tbuffer_tb IMP_AN_BUFFER config" (("cfgopen" (nil hierarchy "/{IMP_AN_BUFFER buffer_tb config}:a"))) nil)("buffer:/\tbuffer IMP_AN_BUFFER schematic" (("open" (nil hierarchy "/{IMP_AN_BUFFER buffer schematic }:a"))) (((-3.975 -4.54375) (8.1625 4.68125)) "a" "Schematics" 0))("s1:/\ts1 IMP_POW_BANDGAP schematic" (("open" (nil hierarchy "/{IMP_POW_BANDGAP s1 schematic }:a"))) (((-1.8125 -6.1875) (9.4 2.3375)) "a" "Schematics" 0))("bandgap_s1:/\tbandgap_s1 IMP_POW_BANDGAP schematic" (("open" (nil hierarchy "/{IMP_POW_BANDGAP bandgap_s1 schematic }:a"))) (((-0.81875 -5.125) (11.6375 1.775)) "a" "Schematics" 1))("current_mirror:/\tcurrent_mirror ALL_TESTS schematic" (("open" (nil hierarchy "/{ALL_TESTS current_mirror schematic }:a"))) (((0.575 -0.225) (2.16875 0.9375)) "a" "Schematics" 16))("s1:/\ts1 IMP_AN_BUFFER schematic" (("open" (nil hierarchy "/{IMP_AN_BUFFER s1 schematic }:a"))) (((-3.15625 -3.06875) (7.8125 2.65625)) "a" "Schematics" 8))("BG06A:/\tBG06A A_CELLS_6AM layout" (("open" (nil hierarchy "/{A_CELLS_6AM BG06A layout }:r"))) (((-6.883 -2.61) (113.343 46.92)) "r" "Virtuoso XL" 6))("BG06A:/\tBG06A A_CELLS_6AM schematic" (("open" (nil hierarchy "/{A_CELLS_6AM BG06A schematic }:r"))) (((-11.1875 -13.45625) (3.0375 3.025)) "r" "Schematics XL" 18))("lpf_tb:/\tlpf_tb IMP_AN_LPF adexl" (("open" (nil hierarchy "/{IMP_AN_LPF lpf_tb adexl }:a"))) nil)