#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 26 10:08:51 2019
# Process ID: 17560
# Current directory: C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/tomy-/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source bd_0_hls_inst_0.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Xilinx/vivado-boards-master/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 424.836 ; gain = 97.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:85]
INFO: [Synth 8-3491] module 'sobel_hls' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:12' bound to instance 'U0' of component 'sobel_hls' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'sobel_hls' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:41]
INFO: [Synth 8-3491] module 'Block_proc' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:785]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Block_proc.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Block_proc.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Block_proc.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Block_proc.vhd:39]
INFO: [Synth 8-3491] module 'AXIvideo2Mat' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:12' bound to instance 'AXIvideo2Mat_U0' of component 'AXIvideo2Mat' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:810]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (2#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AXIvideo2Mat.vhd:57]
INFO: [Synth 8-3491] module 'CvtColor_1' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:12' bound to instance 'CvtColor_1_U0' of component 'CvtColor_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:853]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:76]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mul_mulbkb' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:31' bound to instance 'sobel_hls_mul_mulbkb_U19' of component 'sobel_hls_mul_mulbkb' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:206]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mul_mulbkb' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mul_mulbkb_DSP48_0' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:6' bound to instance 'sobel_hls_mul_mulbkb_DSP48_0_U' of component 'sobel_hls_mul_mulbkb_DSP48_0' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:55]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mul_mulbkb_DSP48_0' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mul_mulbkb_DSP48_0' (3#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mul_mulbkb' (4#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulbkb.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulcud' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:41' bound to instance 'sobel_hls_mac_mulcud_U20' of component 'sobel_hls_mac_mulcud' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:218]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulcud' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulcud_DSP48_1' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:12' bound to instance 'sobel_hls_mac_mulcud_DSP48_1_U' of component 'sobel_hls_mac_mulcud_DSP48_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulcud_DSP48_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulcud_DSP48_1' (5#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulcud' (6#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulcud.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_muldEe' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:41' bound to instance 'sobel_hls_mac_muldEe_U21' of component 'sobel_hls_mac_muldEe' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:232]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_muldEe' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_muldEe_DSP48_2' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:12' bound to instance 'sobel_hls_mac_muldEe_DSP48_2_U' of component 'sobel_hls_mac_muldEe_DSP48_2' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_muldEe_DSP48_2' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_muldEe_DSP48_2' (7#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_muldEe' (8#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_muldEe.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (9#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor_1.vhd:45]
INFO: [Synth 8-3491] module 'GaussianBlur' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:12' bound to instance 'GaussianBlur_U0' of component 'GaussianBlur' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:884]
INFO: [Synth 8-638] synthesizing module 'GaussianBlur' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:60]
INFO: [Synth 8-3491] module 'Filter2D_1' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:12' bound to instance 'grp_Filter2D_1_fu_40' of component 'Filter2D_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Filter2D_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:198]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_3_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:468]
INFO: [Synth 8-638] synthesizing module 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:103]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg_ram' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:13' bound to instance 'Filter2D_1_k_buf_eOg_ram_U' of component 'Filter2D_1_k_buf_eOg_ram' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Filter2D_1_k_buf_eOg_ram' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1_k_buf_eOg_ram' (10#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1_k_buf_eOg' (11#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:103]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_4_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:484]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_5_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:500]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U31' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:516]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mux_32_hbi' (12#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U32' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:532]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U33' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:548]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U34' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:564]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U35' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:580]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U36' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:596]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mul_mulibs' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:31' bound to instance 'sobel_hls_mul_mulibs_U37' of component 'sobel_hls_mul_mulibs' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:612]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mul_mulibs' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mul_mulibs_DSP48_3' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:6' bound to instance 'sobel_hls_mul_mulibs_DSP48_3_U' of component 'sobel_hls_mul_mulibs_DSP48_3' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:55]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mul_mulibs_DSP48_3' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mul_mulibs_DSP48_3' (13#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mul_mulibs' (14#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mul_mulibs.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_ama_addjbC' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:46' bound to instance 'sobel_hls_ama_addjbC_U38' of component 'sobel_hls_ama_addjbC' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:624]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_ama_addjbC' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:63]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_ama_addjbC_DSP48_4' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:12' bound to instance 'sobel_hls_ama_addjbC_DSP48_4_U' of component 'sobel_hls_ama_addjbC_DSP48_4' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:76]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_ama_addjbC_DSP48_4' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_ama_addjbC_DSP48_4' (15#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_ama_addjbC' (16#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_ama_addjbC.vhd:63]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulkbM' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:41' bound to instance 'sobel_hls_mac_mulkbM_U39' of component 'sobel_hls_mac_mulkbM' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:640]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulkbM' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulkbM_DSP48_5' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:12' bound to instance 'sobel_hls_mac_mulkbM_DSP48_5_U' of component 'sobel_hls_mac_mulkbM_DSP48_5' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulkbM_DSP48_5' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulkbM_DSP48_5' (17#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulkbM' (18#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulkbM.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mullbW' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:41' bound to instance 'sobel_hls_mac_mullbW_U40' of component 'sobel_hls_mac_mullbW' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:654]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mullbW' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mullbW_DSP48_6' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:12' bound to instance 'sobel_hls_mac_mullbW_DSP48_6_U' of component 'sobel_hls_mac_mullbW_DSP48_6' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mullbW_DSP48_6' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mullbW_DSP48_6' (19#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mullbW' (20#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mullbW.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1' (21#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'GaussianBlur' (22#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/GaussianBlur.vhd:33]
INFO: [Synth 8-3491] module 'Duplicate' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:12' bound to instance 'Duplicate_U0' of component 'Duplicate' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:903]
INFO: [Synth 8-638] synthesizing module 'Duplicate' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Duplicate' (23#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Duplicate.vhd:36]
INFO: [Synth 8-3491] module 'Sobel' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:12' bound to instance 'Sobel_U0' of component 'Sobel' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:925]
INFO: [Synth 8-638] synthesizing module 'Sobel' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:60]
INFO: [Synth 8-3491] module 'Filter2D' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:12' bound to instance 'grp_Filter2D_fu_52' of component 'Filter2D' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:209]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_3_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:432]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_4_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:448]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'Filter2D_1_k_buf_eOg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1_k_buf_eOg.vhd:86' bound to instance 'k_buf_0_val_5_U' of component 'Filter2D_1_k_buf_eOg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U54' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:480]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U55' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:496]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U56' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:512]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U57' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:528]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U58' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:544]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mux_32_hbi' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mux_32_hbi.vhd:13' bound to instance 'sobel_hls_mux_32_hbi_U59' of component 'sobel_hls_mux_32_hbi' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:560]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulpcA' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:44' bound to instance 'sobel_hls_mac_mulpcA_U60' of component 'sobel_hls_mac_mulpcA' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:576]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulpcA' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulpcA_DSP48_7' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:12' bound to instance 'sobel_hls_mac_mulpcA_DSP48_7_U' of component 'sobel_hls_mac_mulpcA_DSP48_7' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:71]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulpcA_DSP48_7' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulpcA_DSP48_7' (24#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulpcA' (25#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulpcA.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulqcK' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:44' bound to instance 'sobel_hls_mac_mulqcK_U61' of component 'sobel_hls_mac_mulqcK' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:590]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulqcK' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_mac_mulqcK_DSP48_8' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:12' bound to instance 'sobel_hls_mac_mulqcK_DSP48_8_U' of component 'sobel_hls_mac_mulqcK_DSP48_8' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:71]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_mac_mulqcK_DSP48_8' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulqcK_DSP48_8' (26#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_mac_mulqcK' (27#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_mac_mulqcK.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (28#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Sobel' (29#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel.vhd:30]
INFO: [Synth 8-3491] module 'Sobel_1' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:12' bound to instance 'Sobel_1_U0' of component 'Sobel_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:941]
INFO: [Synth 8-638] synthesizing module 'Sobel_1' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:60]
INFO: [Synth 8-3491] module 'Filter2D' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:12' bound to instance 'grp_Filter2D_fu_52' of component 'Filter2D' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Sobel_1' (30#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Sobel_1.vhd:30]
INFO: [Synth 8-3491] module 'AddWeighted' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:12' bound to instance 'AddWeighted_U0' of component 'AddWeighted' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:957]
INFO: [Synth 8-638] synthesizing module 'AddWeighted' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:291]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_dadd_64rcU' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dadd_64rcU.vhd:11' bound to instance 'sobel_hls_dadd_64rcU_U76' of component 'sobel_hls_dadd_64rcU' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:446]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_dadd_64rcU' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dadd_64rcU.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_ap_dadd_3_full_dsp_64' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'sobel_hls_ap_dadd_3_full_dsp_64_u' of component 'sobel_hls_ap_dadd_3_full_dsp_64' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dadd_64rcU.vhd:59]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_ap_dadd_3_full_dsp_64' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_ap_dadd_3_full_dsp_64' (57#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_dadd_64rcU' (58#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dadd_64rcU.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_dadd_64rcU' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dadd_64rcU.vhd:11' bound to instance 'sobel_hls_dadd_64rcU_U77' of component 'sobel_hls_dadd_64rcU' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:461]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_dmul_64sc4' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dmul_64sc4.vhd:11' bound to instance 'sobel_hls_dmul_64sc4_U78' of component 'sobel_hls_dmul_64sc4' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:476]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_dmul_64sc4' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dmul_64sc4.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_ap_dmul_4_max_dsp_64' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dmul_4_max_dsp_64.vhd:59' bound to instance 'sobel_hls_ap_dmul_4_max_dsp_64_u' of component 'sobel_hls_ap_dmul_4_max_dsp_64' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dmul_64sc4.vhd:59]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_ap_dmul_4_max_dsp_64' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_ap_dmul_4_max_dsp_64' (65#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_dmul_64sc4' (66#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dmul_64sc4.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_dmul_64sc4' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_dmul_64sc4.vhd:11' bound to instance 'sobel_hls_dmul_64sc4_U79' of component 'sobel_hls_dmul_64sc4' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_uitodp_tde' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_uitodp_tde.vhd:11' bound to instance 'sobel_hls_uitodp_tde_U80' of component 'sobel_hls_uitodp_tde' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:506]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_uitodp_tde' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_uitodp_tde.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_ap_uitodp_4_no_dsp_32' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_uitodp_4_no_dsp_32.vhd:59' bound to instance 'sobel_hls_ap_uitodp_4_no_dsp_32_u' of component 'sobel_hls_ap_uitodp_4_no_dsp_32' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_uitodp_tde.vhd:52]
INFO: [Synth 8-638] synthesizing module 'sobel_hls_ap_uitodp_4_no_dsp_32' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_uitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_uitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_ap_uitodp_4_no_dsp_32' (70#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/ip/sobel_hls_ap_uitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls_uitodp_tde' (71#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_uitodp_tde.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sobel_hls_uitodp_tde' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls_uitodp_tde.vhd:11' bound to instance 'sobel_hls_uitodp_tde_U81' of component 'sobel_hls_uitodp_tde' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'AddWeighted' (72#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:48]
INFO: [Synth 8-3491] module 'CvtColor' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:12' bound to instance 'CvtColor_U0' of component 'CvtColor' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:991]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (73#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/CvtColor.vhd:45]
INFO: [Synth 8-3491] module 'Mat2AXIvideo' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:12' bound to instance 'Mat2AXIvideo_U0' of component 'Mat2AXIvideo' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (74#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Mat2AXIvideo.vhd:42]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:50' bound to instance 'img_0_rows_V_c_U' of component 'fifo_w11_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d2_A_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:13' bound to instance 'U_fifo_w11_d2_A_shiftReg' of component 'fifo_w11_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (75#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (76#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:50' bound to instance 'img_0_cols_V_c_U' of component 'fifo_w12_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d2_A_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:13' bound to instance 'U_fifo_w12_d2_A_shiftReg' of component 'fifo_w12_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_shiftReg' (77#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A' (78#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w11_d7_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:50' bound to instance 'img_5_rows_V_c_U' of component 'fifo_w11_d7_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d7_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w11_d7_A_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:13' bound to instance 'U_fifo_w11_d7_A_shiftReg' of component 'fifo_w11_d7_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d7_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:26]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d7_A_shiftReg' (79#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d7_A' (80#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w12_d7_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:50' bound to instance 'img_5_cols_V_c_U' of component 'fifo_w12_d7_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1089]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d7_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w12_d7_A_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:13' bound to instance 'U_fifo_w12_d7_A_shiftReg' of component 'fifo_w12_d7_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d7_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:26]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d7_A_shiftReg' (81#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d7_A' (82#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_0_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1102]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:13' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (83#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (84#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_0_data_stream_1_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1115]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_0_data_stream_2_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1128]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:50' bound to instance 'img_0_rows_V_c22_U' of component 'fifo_w11_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1141]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:50' bound to instance 'img_0_cols_V_c23_U' of component 'fifo_w12_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1154]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_1_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1167]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_2_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1180]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_2a_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1193]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_2b_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1206]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_3_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1219]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_4_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1232]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_5_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1245]
INFO: [Synth 8-3491] module 'fifo_w11_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d2_A.vhd:50' bound to instance 'img_5_rows_V_c24_U' of component 'fifo_w11_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1258]
INFO: [Synth 8-3491] module 'fifo_w12_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d2_A.vhd:50' bound to instance 'img_5_cols_V_c25_U' of component 'fifo_w12_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1271]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_6_data_stream_0_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1284]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_6_data_stream_1_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1297]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'img_6_data_stream_2_U' of component 'fifo_w8_d2_A' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1310]
INFO: [Synth 8-3491] module 'start_for_AddWeigudo' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:50' bound to instance 'start_for_AddWeigudo_U' of component 'start_for_AddWeigudo' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigudo' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'start_for_AddWeigudo_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:13' bound to instance 'U_start_for_AddWeigudo_shiftReg' of component 'start_for_AddWeigudo_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigudo_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigudo_shiftReg' (85#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigudo' (86#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:69]
INFO: [Synth 8-3491] module 'start_for_CvtColovdy' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:50' bound to instance 'start_for_CvtColovdy_U' of component 'start_for_CvtColovdy' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1336]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColovdy' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_CvtColovdy_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:13' bound to instance 'U_start_for_CvtColovdy_shiftReg' of component 'start_for_CvtColovdy_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColovdy_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColovdy_shiftReg' (87#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColovdy' (88#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColovdy.vhd:69]
INFO: [Synth 8-3491] module 'start_for_GaussiawdI' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:50' bound to instance 'start_for_GaussiawdI_U' of component 'start_for_GaussiawdI' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1349]
INFO: [Synth 8-638] synthesizing module 'start_for_GaussiawdI' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_GaussiawdI_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:13' bound to instance 'U_start_for_GaussiawdI_shiftReg' of component 'start_for_GaussiawdI_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_GaussiawdI_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_GaussiawdI_shiftReg' (89#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_GaussiawdI' (90#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_GaussiawdI.vhd:69]
INFO: [Synth 8-3491] module 'start_for_DuplicaxdS' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:50' bound to instance 'start_for_DuplicaxdS_U' of component 'start_for_DuplicaxdS' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaxdS' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_DuplicaxdS_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:13' bound to instance 'U_start_for_DuplicaxdS_shiftReg' of component 'start_for_DuplicaxdS_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicaxdS_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaxdS_shiftReg' (91#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicaxdS' (92#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_DuplicaxdS.vhd:69]
INFO: [Synth 8-3491] module 'start_for_Sobel_U0' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:50' bound to instance 'start_for_Sobel_U0_U' of component 'start_for_Sobel_U0' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Sobel_U0_shiftReg' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:13' bound to instance 'U_start_for_Sobel_U0_shiftReg' of component 'start_for_Sobel_U0_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0_shiftReg' (93#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0' (94#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_Sobel_1yd2' declared at 'c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_1yd2.vhd:50' bound to instance 'start_for_Sobel_1yd2_U' of component 'start_for_Sobel_1yd2' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1388]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_1yd2' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_1yd2.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_1yd2_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_1yd2.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_1yd2_shiftReg' (95#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_1yd2.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_1yd2' (96#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Sobel_1yd2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColozec' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColozec.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColozec_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColozec.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColozec_shiftReg' (97#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColozec.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColozec' (98#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_CvtColozec.vhd:69]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIAem' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Mat2AXIAem.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIAem_shiftReg' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Mat2AXIAem.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIAem_shiftReg' (99#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Mat2AXIAem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIAem' (100#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_Mat2AXIAem.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1467]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:1478]
INFO: [Synth 8-256] done synthesizing module 'sobel_hls' (101#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/sobel_hls.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (102#1) [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:85]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[10]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[9]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[8]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[63]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 604.520 ; gain = 277.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 604.520 ; gain = 277.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 604.520 ; gain = 277.090
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_hls_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/sobel_hls_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 956.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  FDE => FDRE: 42 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 959.277 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 960.719 ; gain = 4.266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 960.719 ; gain = 633.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 960.719 ; gain = 633.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 960.719 ; gain = 633.289
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1488_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1475_reg[10:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:827]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1494_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1475_reg[10:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:828]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_1550_reg' and it is trimmed from '27' to '22' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:873]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond461_i_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Range1_all_zeros_fu_1231_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond460_i_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_468_1_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1468_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1455_reg[10:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:763]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1474_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1455_reg[10:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:764]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_369_2_cast_reg_1358_reg' and it is trimmed from '10' to '2' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:884]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_369_1_cast_reg_1348_reg' and it is trimmed from '11' to '3' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:882]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_369_0_2_cast_reg_1343_reg' and it is trimmed from '10' to '2' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:880]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_369_0_1_cast_reg_1338_reg' and it is trimmed from '10' to '2' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:879]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond461_i_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond460_i_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_328_1_fu_418_p2" won't be mapped to RAM because it is too sparse
DSP Debug: swapped A/B pins for adder 0000017A200FF350
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'F2_2_reg_1163_pp0_iter25_reg_reg' and it is trimmed from '12' to '8' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/AddWeighted.vhd:1025]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_i_i_111_fu_363_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_709_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_833_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_i_i_111_fu_363_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_709_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_833_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_last_V_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w11_d7_A.vhd:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/fifo_w12_d7_A.vhd:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/start_for_AddWeigudo.vhd:105]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 960.719 ; gain = 633.289
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'sobel_hls_dadd_64rcU:/sobel_hls_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'sobel_hls_dmul_64sc4:/sobel_hls_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'sobel_hls_uitodp_tde:/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_1_fu_40/x_reg_1454_reg' and it is trimmed from '13' to '11' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D_1.vhd:805]
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/exitcond461_i_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/exitcond460_i_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp_fu_352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp1_fu_632_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/tmp_468_1_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/tmp_2_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1487_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1487_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:842]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/tmp_369_2_cast_reg_1358_reg[1:0]' into 'grp_Filter2D_fu_52/tmp_369_2_cast_reg_1358_reg[1:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:884]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:841]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_52/x_reg_1434_reg' and it is trimmed from '13' to '11' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:741]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/exitcond461_i_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/exitcond460_i_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp2_fu_686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/tmp_328_1_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/tmp_2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1487_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1487_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:842]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/tmp_369_2_cast_reg_1358_reg[1:0]' into 'grp_Filter2D_fu_52/tmp_369_2_cast_reg_1358_reg[1:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:884]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:841]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1480_reg[7:0]' [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:844]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_52/x_reg_1434_reg' and it is trimmed from '13' to '11' bits. [c:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/475a/hdl/vhdl/Filter2D.vhd:741]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/exitcond461_i_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/exitcond460_i_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp2_fu_686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/tmp_328_1_fu_418_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/tmp_2_fu_412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_i_i_111_fu_363_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_i_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_833_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_709_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U81/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U80/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[31]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[28]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[29]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[30]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[27]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[24]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[25]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[26]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[23]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[20]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[21]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[22]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[19]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[16]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[17]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[18]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[15]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[12]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[13]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[14]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[11]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[8]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[9]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/din0_buf1_reg[10]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[31]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[28]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[29]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[30]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[27]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[24]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[25]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[26]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[23]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[20]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[21]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[22]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[19]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[16]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[17]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[18]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[15]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[12]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[13]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[14]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[11]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[8]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[9]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/din0_buf1_reg[10]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[63]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[63]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U81/ce_r_reg' (FD) to 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_uitodp_tde_U80/ce_r_reg' (FD) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[0]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[1]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[2]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[3]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[4]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[5]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[6]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[7]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[8]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[9]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[10]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[11]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[12]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[13]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[14]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[15]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[16]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[0]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[1]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[2]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[3]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[4]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[5]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[6]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[7]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[8]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[9]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[10]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[11]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[12]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[13]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[14]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[15]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[16]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[52]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[53]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[54]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[55]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[56]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[57]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[58]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[59]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[60]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[61]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U78/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[62]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[17]' (FDE) to 'U0/AddWeighted_U0/sobel_hls_dmul_64sc4_U79/din1_buf1_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/AddWeighted_U0/\sobel_hls_dmul_64sc4_U78/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_dadd_64rcU_U77/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Sobel_U0/\grp_Filter2D_fu_52/tmp_369_2_cast_reg_1358_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_U0/\grp_Filter2D_fu_52/tmp_369_2_1_cast_reg_1363_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Sobel_1_U0/\grp_Filter2D_fu_52/tmp_369_2_1_cast_reg_1363_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_1_U0/\grp_Filter2D_fu_52/tmp_369_2_1_cast_reg_1363_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/AddWeighted_U0/\man_V_1_reg_1138_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/GaussianBlur_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U81/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U80/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_dadd_64rcU_U77/sobel_hls_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_U0/\grp_Filter2D_fu_52/r_V_50_1_2_reg_1508_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_1_U0/\grp_Filter2D_fu_52/r_V_50_1_2_reg_1508_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U81/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\sobel_hls_uitodp_tde_U80/sobel_hls_ap_uitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_U0/\grp_Filter2D_fu_52/r_V_50_1_2_reg_1508_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Sobel_1_U0/\grp_Filter2D_fu_52/r_V_50_1_2_reg_1508_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_5_cols_V_c25_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_5_rows_V_c24_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_cols_V_c_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_cols_V_c_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AddWeighted_U0/\rows_V_reg_1029_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_rows_V_c_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_rows_V_c_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_5_cols_V_c25_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_5_rows_V_c24_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_cols_V_c_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_cols_V_c_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_rows_V_c_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_rows_V_c_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/CvtColor_U0/\p_src_rows_V_read_reg_239_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/AXIvideo2Mat_U0/\rows_V_reg_469_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/AXIvideo2Mat_U0/\rows_V_reg_469_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 960.719 ; gain = 633.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/i_0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/i_1/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/i_4/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/i_0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/i_2/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/i_5/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/i_0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/i_2/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/i_5/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 1053.555 ; gain = 726.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:02:45 . Memory (MB): peak = 1083.273 ; gain = 755.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:02:57 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:50 ; elapsed = 00:03:01 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:50 ; elapsed = 00:03:01 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:03:04 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:03:04 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:04 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:05 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   206|
|2     |DSP48E1_1  |     2|
|3     |DSP48E1_10 |     2|
|4     |DSP48E1_11 |     2|
|5     |DSP48E1_12 |     2|
|6     |DSP48E1_13 |     2|
|7     |DSP48E1_14 |     2|
|8     |DSP48E1_15 |     2|
|9     |DSP48E1_16 |     2|
|10    |DSP48E1_17 |     2|
|11    |DSP48E1_18 |     2|
|12    |DSP48E1_19 |     4|
|13    |DSP48E1_2  |     1|
|14    |DSP48E1_20 |     1|
|15    |DSP48E1_21 |     1|
|16    |DSP48E1_3  |     1|
|17    |DSP48E1_5  |     1|
|18    |DSP48E1_7  |     6|
|19    |DSP48E1_8  |     2|
|20    |DSP48E1_9  |     2|
|21    |LUT1       |   243|
|22    |LUT2       |   566|
|23    |LUT3       |  1066|
|24    |LUT4       |   694|
|25    |LUT5       |   643|
|26    |LUT6       |  1930|
|27    |MUXCY      |   680|
|28    |MUXF7      |    49|
|29    |MUXF8      |    10|
|30    |RAMB18E1   |     9|
|31    |SRL16E     |    34|
|32    |XORCY      |   412|
|33    |FDE        |    42|
|34    |FDRE       |  4351|
|35    |FDSE       |   100|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:05 . Memory (MB): peak = 1131.148 ; gain = 803.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:43 . Memory (MB): peak = 1131.148 ; gain = 447.520
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:05 . Memory (MB): peak = 1131.148 ; gain = 803.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1131.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 230 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 188 instances
  FDE => FDRE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
707 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:15 . Memory (MB): peak = 1131.148 ; gain = 815.188
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1131.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 6af0ffcbb8c595bf
INFO: [Coretcl 2-1174] Renamed 472 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1131.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_projects/sobel_hls/sobel_hls/solution4/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 10:12:37 2019...
