NDContentPage.OnToolTipsLoaded({166:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype166\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all shared registers and memories in a block by executing the uvm_reg_shared_access_seq and uvm_mem_shared_access_seq sequence respectively on every register and memory within it.</div></div>",179:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">Slice of an HDL path</div></div>",213:"<div class=\"NDToolTip TEnumeration LSystemVerilog\"><div class=\"TTSummary\">Coverage models available or desired.&nbsp; Multiple models may be specified by bitwise OR\'ing individual model identifiers.</div></div>",241:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype241\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_walk_seq</div></div></div><div class=\"TTSummary\">Verifies the all memories in a block by executing the uvm_mem_single_walk_seq sequence on every memory within it.</div></div>",307:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype307\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_predictor<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BUSTYPE=<span class=\"SHKeyword\">int</span>)</span></div></div></div><div class=\"TTSummary\">Updates the register model mirror based on observed bus transactions</div></div>",321:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype321\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers in a block by executing the uvm_reg_single_access_seq sequence on every register within it.</div></div>",556:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype556\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all memories in a block by executing the uvm_mem_single_access_seq sequence on every memory within it.</div></div>",594:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype594\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of all registers in a block by executing the uvm_reg_single_bit_bash_seq sequence on it.</div></div>",598:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype598\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_hw_reset_seq</div></div></div><div class=\"TTSummary\">Test the hard reset values of registers</div></div>",726:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Maximum address width in bits</div></div>",727:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Maximum data width in bits</div></div>",728:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Maximum number of byte enable bits</div></div>",729:"<div class=\"NDToolTip TMacro LSystemVerilog\"><div class=\"TTSummary\">Maximum number of bits in a uvm_reg_cvr_t coverage model set.</div></div>"});