{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:37:12 2024 " "Info: Processing started: Fri Apr 12 23:37:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux2-8/mux2-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux2-8/mux2-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../start_stop/start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../start_stop/start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop " "Info: Found entity 1: start_stop" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-4_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-4_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-8_with_CLR/register-8_with_CLR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-8_with_CLR/register-8_with_CLR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MBR-with-tri/MBR-with-tri.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MBR-with-tri/MBR-with-tri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR-with-tri " "Info: Found entity 1: MBR-with-tri" {  } { { "../MBR-with-tri/MBR-with-tri.bdf" "" { Schematic "D:/xxx/quartus_project/Project/MBR-with-tri/MBR-with-tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram-access.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram-access.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram-access " "Info: Found entity 1: microprogram-access" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram-access " "Info: Elaborating entity \"microprogram-access\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop start_stop:inst " "Info: Elaborating entity \"start_stop\" for hierarchy \"start_stop:inst\"" {  } { { "microprogram-access.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 152 288 416 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:inst2 " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:inst2\"" {  } { { "microprogram-access.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -288 568 664 -32 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst1" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub ripple_counter_256_advanced:inst2\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "d:/program files/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "inst" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst2\|74161:inst\"" {  } { { "../ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" "" { Schematic "D:/xxx/quartus_project/Project/ripple_counter_256_advanced/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:inst1 " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:inst1\"" {  } { { "microprogram-access.bdf" "inst1" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 1792 1888 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:inst4 " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:inst4\"" {  } { { "microprogram-access.bdf" "inst4" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 248 1320 1416 472 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:inst4\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:inst4\|register-4_with_CLR:inst2\"" {  } { { "../register-8_with_CLR/register-8_with_CLR.bdf" "inst2" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR-with-tri MBR-with-tri:inst5 " "Info: Elaborating entity \"MBR-with-tri\" for hierarchy \"MBR-with-tri:inst5\"" {  } { { "microprogram-access.bdf" "inst5" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 672 1336 1432 896 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "16 " "Info: Ignored 16 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q7 C7 " "Warning: Output pin \"MBR-Q7\" driven by bidirectional pin \"C7\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 696 1648 1824 712 "MBR-Q7" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q6 C6 " "Warning: Output pin \"MBR-Q6\" driven by bidirectional pin \"C6\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 712 1648 1824 728 "MBR-Q6" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q5 C5 " "Warning: Output pin \"MBR-Q5\" driven by bidirectional pin \"C5\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 728 1648 1824 744 "MBR-Q5" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q4 C4 " "Warning: Output pin \"MBR-Q4\" driven by bidirectional pin \"C4\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 744 1648 1824 760 "MBR-Q4" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q3 C3 " "Warning: Output pin \"MBR-Q3\" driven by bidirectional pin \"C3\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 760 1648 1824 776 "MBR-Q3" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q2 C2 " "Warning: Output pin \"MBR-Q2\" driven by bidirectional pin \"C2\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 776 1648 1824 792 "MBR-Q2" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q1 C1 " "Warning: Output pin \"MBR-Q1\" driven by bidirectional pin \"C1\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 792 1648 1824 808 "MBR-Q1" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "MBR-Q0 C0 " "Warning: Output pin \"MBR-Q0\" driven by bidirectional pin \"C0\" cannot be tri-stated" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 808 1648 1824 824 "MBR-Q0" "" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "Warning (15610): No output dependent on input pin \"D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -248 168 336 -232 "D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "Warning (15610): No output dependent on input pin \"D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -232 168 336 -216 "D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "Warning (15610): No output dependent on input pin \"D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -216 168 336 -200 "D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "Warning (15610): No output dependent on input pin \"D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -200 168 336 -184 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0 " "Warning (15610): No output dependent on input pin \"D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -168 168 336 -152 "D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -152 168 336 -136 "D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "Warning (15610): No output dependent on input pin \"D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -136 168 336 -120 "D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "Warning (15610): No output dependent on input pin \"D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -120 168 336 -104 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D4 " "Warning (15610): No output dependent on input pin \"pc_D4\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 704 872 -80 "pc_D4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D5 " "Warning (15610): No output dependent on input pin \"pc_D5\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -80 704 872 -64 "pc_D5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D6 " "Warning (15610): No output dependent on input pin \"pc_D6\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -64 704 872 -48 "pc_D6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D7 " "Warning (15610): No output dependent on input pin \"pc_D7\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -48 704 872 -32 "pc_D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D0 " "Warning (15610): No output dependent on input pin \"pc_D0\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -16 704 872 0 "pc_D0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D1 " "Warning (15610): No output dependent on input pin \"pc_D1\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 704 872 16 "pc_D1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D2 " "Warning (15610): No output dependent on input pin \"pc_D2\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 16 704 872 32 "pc_D2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_D3 " "Warning (15610): No output dependent on input pin \"pc_D3\"" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 32 704 872 48 "pc_D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:37:13 2024 " "Info: Processing ended: Fri Apr 12 23:37:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:37:13 2024 " "Info: Processing started: Fri Apr 12 23:37:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprogram-access EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"microprogram-access\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 71 " "Warning: No exact pin location assignment(s) for 8 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q4 " "Info: Pin PC-Q4 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q4 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -456 832 1008 -440 "PC-Q4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q5 " "Info: Pin PC-Q5 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q5 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -440 832 1008 -424 "PC-Q5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q6 " "Info: Pin PC-Q6 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q6 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -424 832 1008 -408 "PC-Q6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q7 " "Info: Pin PC-Q7 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q7 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -408 832 1008 -392 "PC-Q7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q0 " "Info: Pin PC-Q0 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q0 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -392 832 1008 -376 "PC-Q0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q1 " "Info: Pin PC-Q1 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q1 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -376 832 1008 -360 "PC-Q1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q2 " "Info: Pin PC-Q2 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q2 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -360 832 1008 -344 "PC-Q2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC-Q3 " "Info: Pin PC-Q3 not assigned to an exact location on the device" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { PC-Q3 } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -344 832 1008 -328 "PC-Q3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC-Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_stop:inst\|inst7  " "Info: Automatically promoted node start_stop:inst\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { uRD } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 584 760 192 "uRD" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cp_uIR " "Info: Destination node cp_uIR" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { cp_uIR } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp_uIR" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 584 760 224 "cp_uIR" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp_uIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop:inst|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 25 10 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 24 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 28 8 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.800 ns register register " "Info: Estimated most critical path is register to register delay of 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87 1 REG LAB_X21_Y18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y18; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8 2 COMB LAB_X21_Y18 4 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X21_Y18; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|84~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.692 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25 3 COMB LAB_X21_Y18 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.692 ns; Loc. = LAB_X21_Y18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9~25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 4 REG LAB_X21_Y18 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LAB_X21_Y18; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 52.11 % ) " "Info: Total cell delay = 0.938 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.862 ns ( 47.89 % ) " "Info: Total interconnect delay = 0.862 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|84~8 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9~25 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Info: Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Info: Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Info: Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Info: Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Info: Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cp_uIR 0 " "Info: Pin \"cp_uIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_RD 0 " "Info: Pin \"M_RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q4 0 " "Info: Pin \"upc_Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q5 0 " "Info: Pin \"upc_Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q6 0 " "Info: Pin \"upc_Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q7 0 " "Info: Pin \"upc_Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q0 0 " "Info: Pin \"upc_Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q1 0 " "Info: Pin \"upc_Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q2 0 " "Info: Pin \"upc_Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "upc_Q3 0 " "Info: Pin \"upc_Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_WR 0 " "Info: Pin \"M_WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q7 0 " "Info: Pin \"MBR-Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q6 0 " "Info: Pin \"MBR-Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q5 0 " "Info: Pin \"MBR-Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q4 0 " "Info: Pin \"MBR-Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q3 0 " "Info: Pin \"MBR-Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q2 0 " "Info: Pin \"MBR-Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q1 0 " "Info: Pin \"MBR-Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR-Q0 0 " "Info: Pin \"MBR-Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q4 0 " "Info: Pin \"PC-Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q5 0 " "Info: Pin \"PC-Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q6 0 " "Info: Pin \"PC-Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q7 0 " "Info: Pin \"PC-Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q0 0 " "Info: Pin \"PC-Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q1 0 " "Info: Pin \"PC-Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q2 0 " "Info: Pin \"PC-Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC-Q3 0 " "Info: Pin \"PC-Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN-MBR " "Info: Following pins have the same output enable: EN-MBR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C7 3.3-V LVTTL " "Info: Type bi-directional pin C7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C7 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C7" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C6 3.3-V LVTTL " "Info: Type bi-directional pin C6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C6 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C6" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C5 3.3-V LVTTL " "Info: Type bi-directional pin C5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C5 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 592 1712 1888 608 "C5" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C4 3.3-V LVTTL " "Info: Type bi-directional pin C4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C4 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C4" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 1712 1888 584 "C4" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C3 3.3-V LVTTL " "Info: Type bi-directional pin C3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C3 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C3" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 544 1712 1888 560 "C3" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C2 3.3-V LVTTL " "Info: Type bi-directional pin C2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C2 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C1 3.3-V LVTTL " "Info: Type bi-directional pin C1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C1 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C1" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional C0 3.3-V LVTTL " "Info: Type bi-directional pin C0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin/pin_planner.ppl" { C0 } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "C0" } } } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 472 1712 1888 488 "C0" "" } } } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:37:15 2024 " "Info: Processing ended: Fri Apr 12 23:37:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:37:15 2024 " "Info: Processing started: Fri Apr 12 23:37:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:37:16 2024 " "Info: Processing ended: Fri Apr 12 23:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 23:37:16 2024 " "Info: Processing started: Fri Apr 12 23:37:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst3 " "Info: Detected ripple clock \"start_stop:inst\|inst3\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst2 " "Info: Detected gated clock \"start_stop:inst\|inst2\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst5 " "Info: Detected ripple clock \"start_stop:inst\|inst5\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst7 " "Info: Detected gated clock \"start_stop:inst\|inst7\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.324 ns + Longest register register " "Info: + Longest register to register delay is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 1 REG LCFF_X21_Y18_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.651 ns) 1.143 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X21_Y18_N12 1 " "Info: 2: + IC(0.492 ns) + CELL(0.651 ns) = 1.143 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.651 ns) 2.216 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X21_Y18_N28 1 " "Info: 3: + IC(0.422 ns) + CELL(0.651 ns) = 2.216 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.324 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X21_Y18_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.324 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 60.67 % ) " "Info: Total cell delay = 1.410 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 39.33 % ) " "Info: Total interconnect delay = 0.914 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 10.219 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.970 ns) 2.986 ns start_stop:inst\|inst3 2 REG LCFF_X31_Y10_N9 1 " "Info: 2: + IC(0.866 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X31_Y10_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 3.791 ns start_stop:inst\|inst2 3 COMB LCCOMB_X31_Y10_N18 1 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 3.791 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.093 ns start_stop:inst\|inst5 4 REG LCFF_X31_Y10_N1 2 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.722 ns start_stop:inst\|inst7 5 COMB LCCOMB_X31_Y10_N2 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.722 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 8.636 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.914 ns) + CELL(0.000 ns) = 8.636 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 10.219 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 7 REG LCFF_X21_Y18_N29 4 " "Info: 7: + IC(0.917 ns) + CELL(0.666 ns) = 10.219 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 42.35 % ) " "Info: Total cell delay = 4.328 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.891 ns ( 57.65 % ) " "Info: Total interconnect delay = 5.891 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 10.219 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.970 ns) 2.986 ns start_stop:inst\|inst3 2 REG LCFF_X31_Y10_N9 1 " "Info: 2: + IC(0.866 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X31_Y10_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 3.791 ns start_stop:inst\|inst2 3 COMB LCCOMB_X31_Y10_N18 1 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 3.791 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.093 ns start_stop:inst\|inst5 4 REG LCFF_X31_Y10_N1 2 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.722 ns start_stop:inst\|inst7 5 COMB LCCOMB_X31_Y10_N2 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.722 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 8.636 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.914 ns) + CELL(0.000 ns) = 8.636 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 10.219 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 7 REG LCFF_X21_Y18_N17 6 " "Info: 7: + IC(0.917 ns) + CELL(0.666 ns) = 10.219 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 42.35 % ) " "Info: Total cell delay = 4.328 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.891 ns ( 57.65 % ) " "Info: Total interconnect delay = 5.891 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 340.02 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 340.02 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.324 ns + Longest register register " "Info: + Longest register to register delay is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 1 REG LCFF_X21_Y18_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.651 ns) 1.143 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X21_Y18_N12 1 " "Info: 2: + IC(0.492 ns) + CELL(0.651 ns) = 1.143 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.651 ns) 2.216 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X21_Y18_N28 1 " "Info: 3: + IC(0.422 ns) + CELL(0.651 ns) = 2.216 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.324 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X21_Y18_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.324 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 60.67 % ) " "Info: Total cell delay = 1.410 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 39.33 % ) " "Info: Total interconnect delay = 0.914 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 9.114 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 9.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 2.686 ns start_stop:inst\|inst2 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(0.912 ns) + CELL(0.624 ns) = 2.686 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 3.988 ns start_stop:inst\|inst5 3 REG LCFF_X31_Y10_N1 2 " "Info: 3: + IC(0.332 ns) + CELL(0.970 ns) = 3.988 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.617 ns start_stop:inst\|inst7 4 COMB LCCOMB_X31_Y10_N2 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.617 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 7.531 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.914 ns) + CELL(0.000 ns) = 7.531 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 9.114 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 6 REG LCFF_X21_Y18_N29 4 " "Info: 6: + IC(0.917 ns) + CELL(0.666 ns) = 9.114 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 39.63 % ) " "Info: Total cell delay = 3.612 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.502 ns ( 60.37 % ) " "Info: Total interconnect delay = 5.502 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 9.114 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 9.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Constant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.624 ns) 2.686 ns start_stop:inst\|inst2 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(0.912 ns) + CELL(0.624 ns) = 2.686 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 3.988 ns start_stop:inst\|inst5 3 REG LCFF_X31_Y10_N1 2 " "Info: 3: + IC(0.332 ns) + CELL(0.970 ns) = 3.988 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.617 ns start_stop:inst\|inst7 4 COMB LCCOMB_X31_Y10_N2 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.617 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 7.531 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.914 ns) + CELL(0.000 ns) = 7.531 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 9.114 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 6 REG LCFF_X21_Y18_N17 6 " "Info: 6: + IC(0.917 ns) + CELL(0.666 ns) = 9.114 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 39.63 % ) " "Info: Total cell delay = 3.612 ns ( 39.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.502 ns ( 60.37 % ) " "Info: Total interconnect delay = 5.502 ns ( 60.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.114 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.114 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.912ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.624ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 360.1 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.324 ns + Longest register register " "Info: + Longest register to register delay is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 1 REG LCFF_X21_Y18_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.651 ns) 1.143 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6 2 COMB LCCOMB_X21_Y18_N12 1 " "Info: 2: + IC(0.492 ns) + CELL(0.651 ns) = 1.143 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.651 ns) 2.216 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7 3 COMB LCCOMB_X21_Y18_N28 1 " "Info: 3: + IC(0.422 ns) + CELL(0.651 ns) = 2.216 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.324 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X21_Y18_N29 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.324 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 60.67 % ) " "Info: Total cell delay = 1.410 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 39.33 % ) " "Info: Total interconnect delay = 0.914 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 7.936 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 7.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.544 ns) 3.439 ns start_stop:inst\|inst7 2 COMB LCCOMB_X31_Y10_N2 6 " "Info: 2: + IC(1.921 ns) + CELL(0.544 ns) = 3.439 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 6.353 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.914 ns) + CELL(0.000 ns) = 6.353 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 7.936 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99 4 REG LCFF_X21_Y18_N29 4 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 7.936 ns; Loc. = LCFF_X21_Y18_N29; Fanout = 4; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 27.52 % ) " "Info: Total cell delay = 2.184 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 72.48 % ) " "Info: Total interconnect delay = 5.752 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 7.936 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 7.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns HALT 1 CLK PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.544 ns) 3.439 ns start_stop:inst\|inst7 2 COMB LCCOMB_X31_Y10_N2 6 " "Info: 2: + IC(1.921 ns) + CELL(0.544 ns) = 3.439 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 6.353 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.914 ns) + CELL(0.000 ns) = 6.353 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 7.936 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9 4 REG LCFF_X21_Y18_N17 6 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 7.936 ns; Loc. = LCFF_X21_Y18_N17; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 27.52 % ) " "Info: Total cell delay = 2.184 ns ( 27.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 72.48 % ) " "Info: Total interconnect delay = 5.752 ns ( 72.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.492ns 0.422ns 0.000ns } { 0.000ns 0.651ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.936 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.936 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.921ns 2.914ns 0.917ns } { 0.000ns 0.974ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87 ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87\" and destination register \"ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.256 ns + Longest register register " "Info: + Longest register to register delay is 2.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87 1 REG LCFF_X23_Y18_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.615 ns) 1.136 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X23_Y18_N0 4 " "Info: 2: + IC(0.521 ns) + CELL(0.615 ns) = 1.136 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.623 ns) 2.148 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X23_Y18_N8 1 " "Info: 3: + IC(0.389 ns) + CELL(0.623 ns) = 2.148 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.256 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X23_Y18_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.256 ns; Loc. = LCFF_X23_Y18_N9; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 59.66 % ) " "Info: Total cell delay = 1.346 ns ( 59.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 40.34 % ) " "Info: Total interconnect delay = 0.910 ns ( 40.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.389ns 0.000ns } { 0.000ns 0.615ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 6.127 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.624 ns) 3.531 ns inst11 2 COMB LCCOMB_X31_Y10_N22 1 " "Info: 2: + IC(1.923 ns) + CELL(0.624 ns) = 3.531 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.000 ns) 4.541 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.010 ns) + CELL(0.000 ns) = 4.541 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 6.127 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X23_Y18_N9 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 6.127 ns; Loc. = LCFF_X23_Y18_N9; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 37.11 % ) " "Info: Total cell delay = 2.274 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 62.89 % ) " "Info: Total interconnect delay = 3.853 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 6.127 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns cpPC 1 CLK PIN_95 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.624 ns) 3.531 ns inst11 2 COMB LCCOMB_X31_Y10_N22 1 " "Info: 2: + IC(1.923 ns) + CELL(0.624 ns) = 3.531 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.000 ns) 4.541 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.010 ns) + CELL(0.000 ns) = 4.541 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 6.127 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87 4 REG LCFF_X23_Y18_N25 5 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 6.127 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 37.11 % ) " "Info: Total cell delay = 2.274 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 62.89 % ) " "Info: Total interconnect delay = 3.853 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.389ns 0.000ns } { 0.000ns 0.615ns 0.623ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.923ns 1.010ns 0.920ns } { 0.000ns 0.984ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1 C6 cpMAR 2.792 ns register " "Info: tsu for register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1\" (data pin = \"C6\", clock pin = \"cpMAR\") is 2.792 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.058 ns + Longest pin register " "Info: + Longest pin to register delay is 9.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C6 1 PIN PIN_200 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_200; Fanout = 1; PIN Node = 'C6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns C6~0 2 COMB IOC_X3_Y19_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N1; Fanout = 3; COMB Node = 'C6~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { C6 C6~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 616 1712 1888 632 "C6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.604 ns) + CELL(0.460 ns) 9.058 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X21_Y18_N3 1 " "Info: 3: + IC(7.604 ns) + CELL(0.460 ns) = 9.058 ns; Loc. = LCFF_X21_Y18_N3; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.064 ns" { C6~0 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 16.05 % ) " "Info: Total cell delay = 1.454 ns ( 16.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.604 ns ( 83.95 % ) " "Info: Total interconnect delay = 7.604 ns ( 83.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { C6 C6~0 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { C6 {} C6~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.604ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpMAR destination 6.226 ns - Shortest register " "Info: - Shortest clock path from clock \"cpMAR\" to destination register is 6.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns cpMAR 1 CLK PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 1; CLK Node = 'cpMAR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpMAR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.370 ns) 3.634 ns inst12 2 COMB LCCOMB_X31_Y10_N20 1 " "Info: 2: + IC(2.300 ns) + CELL(0.370 ns) = 3.634 ns; Loc. = LCCOMB_X31_Y10_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { cpMAR inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.000 ns) 4.643 ns inst12~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.009 ns) + CELL(0.000 ns) = 4.643 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 6.226 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1 4 REG LCFF_X21_Y18_N3 1 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 6.226 ns; Loc. = LCFF_X21_Y18_N3; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 32.12 % ) " "Info: Total cell delay = 2.000 ns ( 32.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.226 ns ( 67.88 % ) " "Info: Total interconnect delay = 4.226 ns ( 67.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { cpMAR inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.226 ns" { cpMAR {} cpMAR~combout {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.300ns 1.009ns 0.917ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.058 ns" { C6 C6~0 register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.058 ns" { C6 {} C6~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 7.604ns } { 0.000ns 0.994ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { cpMAR inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.226 ns" { cpMAR {} cpMAR~combout {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 2.300ns 1.009ns 0.917ns } { 0.000ns 0.964ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP-Single PC-Q5 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 17.839 ns register " "Info: tco from clock \"CP-Single\" to destination pin \"PC-Q5\" through register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87\" is 17.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 10.219 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to source register is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.970 ns) 2.986 ns start_stop:inst\|inst3 2 REG LCFF_X31_Y10_N9 1 " "Info: 2: + IC(0.866 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X31_Y10_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 3.791 ns start_stop:inst\|inst2 3 COMB LCCOMB_X31_Y10_N18 1 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 3.791 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.093 ns start_stop:inst\|inst5 4 REG LCFF_X31_Y10_N1 2 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.722 ns start_stop:inst\|inst7 5 COMB LCCOMB_X31_Y10_N2 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.722 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(0.000 ns) 8.636 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.914 ns) + CELL(0.000 ns) = 8.636 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 10.219 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 7 REG LCFF_X21_Y18_N19 5 " "Info: 7: + IC(0.917 ns) + CELL(0.666 ns) = 10.219 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.328 ns ( 42.35 % ) " "Info: Total cell delay = 4.328 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.891 ns ( 57.65 % ) " "Info: Total interconnect delay = 5.891 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.316 ns + Longest register pin " "Info: + Longest register to pin delay is 7.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X21_Y18_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 5; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.040 ns) + CELL(3.276 ns) 7.316 ns PC-Q5 2 PIN PIN_56 0 " "Info: 2: + IC(4.040 ns) + CELL(3.276 ns) = 7.316 ns; Loc. = PIN_56; Fanout = 0; PIN Node = 'PC-Q5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 PC-Q5 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -440 832 1008 -424 "PC-Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 44.78 % ) " "Info: Total cell delay = 3.276 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.040 ns ( 55.22 % ) " "Info: Total interconnect delay = 4.040 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 PC-Q5 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.316 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} PC-Q5 {} } { 0.000ns 4.040ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 2.914ns 0.917ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 PC-Q5 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.316 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|87 {} PC-Q5 {} } { 0.000ns 4.040ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-B Y2 13.537 ns Longest " "Info: Longest tpd from source pin \"mux-B\" to destination pin \"Y2\" is 13.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns mux-B 1 PIN PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; PIN Node = 'mux-B'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-B } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 632 16 184 648 "mux-B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.085 ns) + CELL(0.624 ns) 8.703 ns mux2-8:inst1\|inst19 2 COMB LCCOMB_X23_Y18_N6 1 " "Info: 2: + IC(7.085 ns) + CELL(0.624 ns) = 8.703 ns; Loc. = LCCOMB_X23_Y18_N6; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst19'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { mux-B mux2-8:inst1|inst19 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(3.276 ns) 13.537 ns Y2 3 PIN PIN_170 0 " "Info: 3: + IC(1.558 ns) + CELL(3.276 ns) = 13.537 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'Y2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { mux2-8:inst1|inst19 Y2 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -32 1960 2136 -16 "Y2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.894 ns ( 36.15 % ) " "Info: Total cell delay = 4.894 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.643 ns ( 63.85 % ) " "Info: Total interconnect delay = 8.643 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "13.537 ns" { mux-B mux2-8:inst1|inst19 Y2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "13.537 ns" { mux-B {} mux-B~combout {} mux2-8:inst1|inst19 {} Y2 {} } { 0.000ns 0.000ns 7.085ns 1.558ns } { 0.000ns 0.994ns 0.624ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 C2 CP-Single 2.129 ns register " "Info: th for register \"MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1\" (data pin = \"C2\", clock pin = \"CP-Single\") is 2.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 9.238 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to destination register is 9.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP-Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.970 ns) 2.986 ns start_stop:inst\|inst3 2 REG LCFF_X31_Y10_N9 1 " "Info: 2: + IC(0.866 ns) + CELL(0.970 ns) = 2.986 ns; Loc. = LCFF_X31_Y10_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.370 ns) 3.791 ns start_stop:inst\|inst2 3 COMB LCCOMB_X31_Y10_N18 1 " "Info: 3: + IC(0.435 ns) + CELL(0.370 ns) = 3.791 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.970 ns) 5.093 ns start_stop:inst\|inst5 4 REG LCFF_X31_Y10_N1 2 " "Info: 4: + IC(0.332 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.722 ns start_stop:inst\|inst7 5 COMB LCCOMB_X31_Y10_N2 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.722 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.505 ns) 6.621 ns inst13 6 COMB LCCOMB_X31_Y10_N12 1 " "Info: 6: + IC(0.394 ns) + CELL(0.505 ns) = 6.621 ns; Loc. = LCCOMB_X31_Y10_N12; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { start_stop:inst|inst7 inst13 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.000 ns) 7.636 ns inst13~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.015 ns) + CELL(0.000 ns) = 7.636 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.666 ns) 9.238 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 8 REG LCFF_X12_Y18_N19 1 " "Info: 8: + IC(0.936 ns) + CELL(0.666 ns) = 9.238 ns; Loc. = LCFF_X12_Y18_N19; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.833 ns ( 52.32 % ) " "Info: Total cell delay = 4.833 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.405 ns ( 47.68 % ) " "Info: Total interconnect delay = 4.405 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.238 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.238 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 0.394ns 1.015ns 0.936ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.415 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C2 1 PIN PIN_195 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_195; Fanout = 1; PIN Node = 'C2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns C2~0 2 COMB IOC_X9_Y19_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = IOC_X9_Y19_N2; Fanout = 3; COMB Node = 'C2~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { C2 C2~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 520 1712 1888 536 "C2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.137 ns) + CELL(0.206 ns) 7.307 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1~feeder 3 COMB LCCOMB_X12_Y18_N18 1 " "Info: 3: + IC(6.137 ns) + CELL(0.206 ns) = 7.307 ns; Loc. = LCCOMB_X12_Y18_N18; Fanout = 1; COMB Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1~feeder'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.343 ns" { C2~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.415 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1 4 REG LCFF_X12_Y18_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.415 ns; Loc. = LCFF_X12_Y18_N19; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst\|inst1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 17.24 % ) " "Info: Total cell delay = 1.278 ns ( 17.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.137 ns ( 82.76 % ) " "Info: Total interconnect delay = 6.137 ns ( 82.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.415 ns" { C2 C2~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.415 ns" { C2 {} C2~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 6.137ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "9.238 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "9.238 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 0.866ns 0.435ns 0.332ns 0.427ns 0.394ns 1.015ns 0.936ns } { 0.000ns 1.150ns 0.970ns 0.370ns 0.970ns 0.202ns 0.505ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.415 ns" { C2 C2~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.415 ns" { C2 {} C2~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1~feeder {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 6.137ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 23:37:17 2024 " "Info: Processing ended: Fri Apr 12 23:37:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
