# Exams/m2014 q4a
### Solution
```Verilog
module top_module (
    input d, 
    input ena,
    output reg q);
    
    always @(*) begin
        if(ena)
            q <= d;
        else
            q <= q;
    end

endmodule
```
[code](./87.v)