

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Sun May  7 10:30:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      584|      584|  5.840 us|  5.840 us|  584|  584|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |      513|      513|         3|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 74 72 
72 --> 73 
73 --> 71 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 75 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%globalCtx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %globalCtx"   --->   Operation 76 'read' 'globalCtx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_addr = getelementptr i8 %ctx, i64 %globalCtx_read" [src/initializer.cpp:30]   --->   Operation 77 'getelementptr' 'ctx_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [70/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 78 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 80 [69/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 80 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 81 [68/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 81 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 82 [67/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 82 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 83 [66/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 83 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [65/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 84 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 85 [64/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 85 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 86 [63/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 86 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 87 [62/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 87 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 88 [61/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 88 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 89 [60/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 89 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 90 [59/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 90 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 91 [58/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 91 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 92 [57/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 92 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 93 [56/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 93 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 94 [55/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 94 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 95 [54/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 95 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 96 [53/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 96 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 97 [52/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 97 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 98 [51/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 98 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 99 [50/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 99 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 100 [49/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 100 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 101 [48/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 101 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 102 [47/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 102 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 103 [46/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 103 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 104 [45/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 104 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 105 [44/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 105 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 106 [43/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 106 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 107 [42/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 107 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 108 [41/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 108 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 109 [40/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 109 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 110 [39/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 110 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 111 [38/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 111 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 112 [37/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 112 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 113 [36/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 113 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 114 [35/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 114 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 115 [34/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 115 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 116 [33/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 116 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 117 [32/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 117 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 118 [31/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 118 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 119 [30/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 119 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 120 [29/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 120 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 121 [28/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 121 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 122 [27/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 122 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 123 [26/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 123 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 124 [25/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 124 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 125 [24/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 125 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 126 [23/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 126 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 127 [22/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 127 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 128 [21/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 128 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 129 [20/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 129 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 130 [19/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 130 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 131 [18/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 131 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 132 [17/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 132 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 133 [16/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 133 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 134 [15/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 134 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 135 [14/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 135 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 136 [13/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 136 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 137 [12/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 137 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 138 [11/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 138 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 139 [10/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 139 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 140 [9/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 140 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 141 [8/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 141 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 142 [7/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 142 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 143 [6/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 143 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 144 [5/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 144 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 145 [4/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 145 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 146 [3/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 146 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 147 [2/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 147 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_21, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_25, i32 0, i32 0, void @empty_26, i32 64, i32 0, void @empty_7, void @empty_18, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 150 [1/70] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %ctx_addr, i32 512" [src/initializer.cpp:30]   --->   Operation 150 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 151 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 3.35>
ST_71 : Operation 152 [1/1] (0.00ns)   --->   "%i_6 = load i10 %i" [src/initializer.cpp:29]   --->   Operation 152 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 155 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp_eq  i10 %i_6, i10 512" [src/initializer.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 156 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 156 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %i_6, i10 1" [src/initializer.cpp:29]   --->   Operation 157 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split12, void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit.loopexit.exitStub" [src/initializer.cpp:29]   --->   Operation 158 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %i" [src/initializer.cpp:29]   --->   Operation 159 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 160 [1/1] (7.30ns)   --->   "%val = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %ctx_addr" [src/initializer.cpp:30]   --->   Operation 160 'read' 'val' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 3.61>
ST_73 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/initializer.cpp:29]   --->   Operation 161 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 162 [1/1] (3.61ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %streamCtxRAM, i8 %val" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 162 'write' 'write_ln173' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 512> <FIFO>
ST_73 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 74 <SV = 71> <Delay = 0.00>
ST_74 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('globalCtx_read') on port 'globalCtx' [7]  (0 ns)
	'getelementptr' operation ('ctx_addr', src/initializer.cpp:30) [8]  (0 ns)
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [9]  (7.3 ns)

 <State 71>: 3.36ns
The critical path consists of the following:
	'load' operation ('i', src/initializer.cpp:29) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln29', src/initializer.cpp:29) [18]  (1.73 ns)
	'store' operation ('store_ln29', src/initializer.cpp:29) of variable 'add_ln29', src/initializer.cpp:29 on local variable 'i' [24]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus read operation ('val', src/initializer.cpp:30) on port 'ctx' (src/initializer.cpp:30) [22]  (7.3 ns)

 <State 73>: 3.62ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'streamCtxRAM' (/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [23]  (3.62 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
