// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/16/2017 18:23:12"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	enderecoReg1Test,
	enderecoReg2Test,
	instrucaoTest,
	entraAULATest,
	entraBULATest);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[4:0] enderecoReg1Test;
output 	[4:0] enderecoReg2Test;
output 	[31:0] instrucaoTest;
output 	[31:0] entraAULATest;
output 	[31:0] entraBULATest;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// enderecoReg1Test[0]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[2]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg1Test[4]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[0]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[2]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enderecoReg2Test[4]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[0]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[1]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[4]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[6]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[8]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[9]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[10]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[11]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[14]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[15]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[16]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[17]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[20]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[21]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[22]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[23]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[24]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[25]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[26]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[27]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[28]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[30]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucaoTest[31]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[0]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[1]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[2]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[4]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[6]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[8]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[9]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[11]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[12]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[13]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[14]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[15]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[16]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[17]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[18]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[19]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[20]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[21]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[23]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[24]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[25]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[26]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[27]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[28]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[29]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[30]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraAULATest[31]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[2]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[3]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[8]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[9]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[10]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[11]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[12]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[13]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[14]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[15]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[16]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[17]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[18]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[19]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[20]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[21]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[22]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[23]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[24]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[25]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[26]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[27]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[28]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[29]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[30]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entraBULATest[31]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_QuartusPrimeProject_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \enderecoReg1Test[0]~output_o ;
wire \enderecoReg1Test[1]~output_o ;
wire \enderecoReg1Test[2]~output_o ;
wire \enderecoReg1Test[3]~output_o ;
wire \enderecoReg1Test[4]~output_o ;
wire \enderecoReg2Test[0]~output_o ;
wire \enderecoReg2Test[1]~output_o ;
wire \enderecoReg2Test[2]~output_o ;
wire \enderecoReg2Test[3]~output_o ;
wire \enderecoReg2Test[4]~output_o ;
wire \instrucaoTest[0]~output_o ;
wire \instrucaoTest[1]~output_o ;
wire \instrucaoTest[2]~output_o ;
wire \instrucaoTest[3]~output_o ;
wire \instrucaoTest[4]~output_o ;
wire \instrucaoTest[5]~output_o ;
wire \instrucaoTest[6]~output_o ;
wire \instrucaoTest[7]~output_o ;
wire \instrucaoTest[8]~output_o ;
wire \instrucaoTest[9]~output_o ;
wire \instrucaoTest[10]~output_o ;
wire \instrucaoTest[11]~output_o ;
wire \instrucaoTest[12]~output_o ;
wire \instrucaoTest[13]~output_o ;
wire \instrucaoTest[14]~output_o ;
wire \instrucaoTest[15]~output_o ;
wire \instrucaoTest[16]~output_o ;
wire \instrucaoTest[17]~output_o ;
wire \instrucaoTest[18]~output_o ;
wire \instrucaoTest[19]~output_o ;
wire \instrucaoTest[20]~output_o ;
wire \instrucaoTest[21]~output_o ;
wire \instrucaoTest[22]~output_o ;
wire \instrucaoTest[23]~output_o ;
wire \instrucaoTest[24]~output_o ;
wire \instrucaoTest[25]~output_o ;
wire \instrucaoTest[26]~output_o ;
wire \instrucaoTest[27]~output_o ;
wire \instrucaoTest[28]~output_o ;
wire \instrucaoTest[29]~output_o ;
wire \instrucaoTest[30]~output_o ;
wire \instrucaoTest[31]~output_o ;
wire \entraAULATest[0]~output_o ;
wire \entraAULATest[1]~output_o ;
wire \entraAULATest[2]~output_o ;
wire \entraAULATest[3]~output_o ;
wire \entraAULATest[4]~output_o ;
wire \entraAULATest[5]~output_o ;
wire \entraAULATest[6]~output_o ;
wire \entraAULATest[7]~output_o ;
wire \entraAULATest[8]~output_o ;
wire \entraAULATest[9]~output_o ;
wire \entraAULATest[10]~output_o ;
wire \entraAULATest[11]~output_o ;
wire \entraAULATest[12]~output_o ;
wire \entraAULATest[13]~output_o ;
wire \entraAULATest[14]~output_o ;
wire \entraAULATest[15]~output_o ;
wire \entraAULATest[16]~output_o ;
wire \entraAULATest[17]~output_o ;
wire \entraAULATest[18]~output_o ;
wire \entraAULATest[19]~output_o ;
wire \entraAULATest[20]~output_o ;
wire \entraAULATest[21]~output_o ;
wire \entraAULATest[22]~output_o ;
wire \entraAULATest[23]~output_o ;
wire \entraAULATest[24]~output_o ;
wire \entraAULATest[25]~output_o ;
wire \entraAULATest[26]~output_o ;
wire \entraAULATest[27]~output_o ;
wire \entraAULATest[28]~output_o ;
wire \entraAULATest[29]~output_o ;
wire \entraAULATest[30]~output_o ;
wire \entraAULATest[31]~output_o ;
wire \entraBULATest[0]~output_o ;
wire \entraBULATest[1]~output_o ;
wire \entraBULATest[2]~output_o ;
wire \entraBULATest[3]~output_o ;
wire \entraBULATest[4]~output_o ;
wire \entraBULATest[5]~output_o ;
wire \entraBULATest[6]~output_o ;
wire \entraBULATest[7]~output_o ;
wire \entraBULATest[8]~output_o ;
wire \entraBULATest[9]~output_o ;
wire \entraBULATest[10]~output_o ;
wire \entraBULATest[11]~output_o ;
wire \entraBULATest[12]~output_o ;
wire \entraBULATest[13]~output_o ;
wire \entraBULATest[14]~output_o ;
wire \entraBULATest[15]~output_o ;
wire \entraBULATest[16]~output_o ;
wire \entraBULATest[17]~output_o ;
wire \entraBULATest[18]~output_o ;
wire \entraBULATest[19]~output_o ;
wire \entraBULATest[20]~output_o ;
wire \entraBULATest[21]~output_o ;
wire \entraBULATest[22]~output_o ;
wire \entraBULATest[23]~output_o ;
wire \entraBULATest[24]~output_o ;
wire \entraBULATest[25]~output_o ;
wire \entraBULATest[26]~output_o ;
wire \entraBULATest[27]~output_o ;
wire \entraBULATest[28]~output_o ;
wire \entraBULATest[29]~output_o ;
wire \entraBULATest[30]~output_o ;
wire \entraBULATest[31]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \FD|add4toPC|Add0~0_combout ;
wire \FD|add4toPC|Add0~3 ;
wire \FD|add4toPC|Add0~4_combout ;
wire \FD|add4toPC|Add0~5 ;
wire \FD|add4toPC|Add0~6_combout ;
wire \FD|PC|DOUT[2]~5 ;
wire \FD|PC|DOUT[3]~7 ;
wire \FD|PC|DOUT[4]~9 ;
wire \FD|PC|DOUT[5]~10_combout ;
wire \FD|muxDepoisULA|X[2]~2_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a31 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a31 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4 ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \FD|ALU|somaSub[0]~1 ;
wire \FD|ALU|somaSub[1]~3 ;
wire \FD|ALU|somaSub[2]~5 ;
wire \FD|ALU|somaSub[3]~7 ;
wire \FD|ALU|somaSub[4]~9 ;
wire \FD|ALU|somaSub[5]~11 ;
wire \FD|ALU|somaSub[6]~13 ;
wire \FD|ALU|somaSub[7]~15 ;
wire \FD|ALU|somaSub[8]~17 ;
wire \FD|ALU|somaSub[9]~19 ;
wire \FD|ALU|somaSub[10]~21 ;
wire \FD|ALU|somaSub[11]~23 ;
wire \FD|ALU|somaSub[12]~25 ;
wire \FD|ALU|somaSub[13]~27 ;
wire \FD|ALU|somaSub[14]~29 ;
wire \FD|ALU|somaSub[15]~31 ;
wire \FD|ALU|somaSub[16]~33 ;
wire \FD|ALU|somaSub[17]~35 ;
wire \FD|ALU|somaSub[18]~37 ;
wire \FD|ALU|somaSub[19]~39 ;
wire \FD|ALU|somaSub[20]~41 ;
wire \FD|ALU|somaSub[21]~43 ;
wire \FD|ALU|somaSub[22]~45 ;
wire \FD|ALU|somaSub[23]~47 ;
wire \FD|ALU|somaSub[24]~49 ;
wire \FD|ALU|somaSub[25]~51 ;
wire \FD|ALU|somaSub[26]~53 ;
wire \FD|ALU|somaSub[27]~55 ;
wire \FD|ALU|somaSub[28]~57 ;
wire \FD|ALU|somaSub[29]~59 ;
wire \FD|ALU|somaSub[30]~61 ;
wire \FD|ALU|somaSub[31]~62_combout ;
wire \FD|muxDepoisULA|X[31]~31_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30 ;
wire \FD|ALU|somaSub[30]~60_combout ;
wire \FD|muxDepoisULA|X[30]~30_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29 ;
wire \FD|ALU|somaSub[29]~58_combout ;
wire \FD|muxDepoisULA|X[29]~29_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28 ;
wire \FD|ALU|somaSub[28]~56_combout ;
wire \FD|muxDepoisULA|X[28]~28_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27 ;
wire \FD|ALU|somaSub[27]~54_combout ;
wire \FD|muxDepoisULA|X[27]~27_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26 ;
wire \FD|ALU|somaSub[26]~52_combout ;
wire \FD|muxDepoisULA|X[26]~26_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25 ;
wire \FD|ALU|somaSub[25]~50_combout ;
wire \FD|muxDepoisULA|X[25]~25_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24 ;
wire \FD|ALU|somaSub[24]~48_combout ;
wire \FD|muxDepoisULA|X[24]~24_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23 ;
wire \FD|ALU|somaSub[23]~46_combout ;
wire \FD|muxDepoisULA|X[23]~23_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22 ;
wire \FD|ALU|somaSub[22]~44_combout ;
wire \FD|muxDepoisULA|X[22]~22_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21 ;
wire \FD|ALU|somaSub[21]~42_combout ;
wire \FD|muxDepoisULA|X[21]~21_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20 ;
wire \FD|ALU|somaSub[20]~40_combout ;
wire \FD|muxDepoisULA|X[20]~20_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19 ;
wire \FD|ALU|somaSub[19]~38_combout ;
wire \FD|muxDepoisULA|X[19]~19_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18 ;
wire \FD|ALU|somaSub[18]~36_combout ;
wire \FD|muxDepoisULA|X[18]~18_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17 ;
wire \FD|ALU|somaSub[17]~34_combout ;
wire \FD|muxDepoisULA|X[17]~17_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16 ;
wire \FD|ALU|somaSub[16]~32_combout ;
wire \FD|muxDepoisULA|X[16]~16_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15 ;
wire \FD|ALU|somaSub[15]~30_combout ;
wire \FD|muxDepoisULA|X[15]~15_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14 ;
wire \FD|ALU|somaSub[14]~28_combout ;
wire \FD|muxDepoisULA|X[14]~14_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13 ;
wire \FD|ALU|somaSub[13]~26_combout ;
wire \FD|muxDepoisULA|X[13]~13_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12 ;
wire \FD|ALU|somaSub[12]~24_combout ;
wire \FD|muxDepoisULA|X[12]~12_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11 ;
wire \FD|ALU|somaSub[11]~22_combout ;
wire \FD|muxDepoisULA|X[11]~11_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10 ;
wire \FD|ALU|somaSub[10]~20_combout ;
wire \FD|muxDepoisULA|X[10]~10_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9 ;
wire \FD|ALU|somaSub[9]~18_combout ;
wire \FD|muxDepoisULA|X[9]~9_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8 ;
wire \FD|ALU|somaSub[8]~16_combout ;
wire \FD|muxDepoisULA|X[8]~8_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7 ;
wire \FD|ALU|somaSub[7]~14_combout ;
wire \FD|muxDepoisULA|X[7]~7_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6 ;
wire \FD|ALU|somaSub[6]~12_combout ;
wire \FD|muxDepoisULA|X[6]~6_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5 ;
wire \FD|ALU|somaSub[5]~10_combout ;
wire \FD|muxDepoisULA|X[5]~5_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4 ;
wire \FD|ALU|somaSub[4]~8_combout ;
wire \FD|muxDepoisULA|X[4]~4_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3 ;
wire \FD|ALU|somaSub[3]~6_combout ;
wire \FD|muxDepoisULA|X[3]~3_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1 ;
wire \FD|ALU|somaSub[1]~2_combout ;
wire \FD|muxDepoisULA|X[1]~1_combout ;
wire \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \FD|ALU|somaSub[0]~0_combout ;
wire \FD|muxDepoisULA|X[0]~0_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2 ;
wire \FD|ALU|somaSub[2]~4_combout ;
wire \FD|AndBEQ~0_combout ;
wire \FD|comparadorDisplay|Equal0~0_combout ;
wire \FD|comparadorDisplay|Equal0~1_combout ;
wire \FD|comparadorDisplay|Equal0~2_combout ;
wire \FD|comparadorDisplay|Equal0~3_combout ;
wire \FD|comparadorDisplay|Equal0~4_combout ;
wire \FD|comparadorDisplay|Equal0~5_combout ;
wire \FD|comparadorDisplay|Equal0~6_combout ;
wire \FD|comparadorDisplay|Equal0~7_combout ;
wire \FD|comparadorDisplay|Equal0~8_combout ;
wire \FD|AndBEQ~1_combout ;
wire \FD|AndBEQ~combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao~0_combout ;
wire \FD|PC|DOUT[4]~8_combout ;
wire \FD|Mem_Inst|MemoriaDeInstrucao~1_combout ;
wire \FD|PC|DOUT[2]~4_combout ;
wire \FD|add4toPC|Add0~1 ;
wire \FD|add4toPC|Add0~2_combout ;
wire \FD|PC|DOUT[3]~6_combout ;
wire \UC|Equal2~0_combout ;
wire \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 ;
wire \FD|comparadorDisplay|Equal0~9_combout ;
wire \FD|comparadorDisplay|Equal0~10_combout ;
wire \display0|rascSaida7seg[0]~0_combout ;
wire \BTN_RST|Add0~0_combout ;
wire \BTN_RST|temp~8_combout ;
wire \KEY[0]~input_o ;
wire \BTN_RST|Add0~1 ;
wire \BTN_RST|Add0~2_combout ;
wire \BTN_RST|Add0~3 ;
wire \BTN_RST|Add0~4_combout ;
wire \BTN_RST|Add0~5 ;
wire \BTN_RST|Add0~6_combout ;
wire \BTN_RST|Add0~7 ;
wire \BTN_RST|Add0~8_combout ;
wire \BTN_RST|Add0~9 ;
wire \BTN_RST|Add0~10_combout ;
wire \BTN_RST|Add0~11 ;
wire \BTN_RST|Add0~12_combout ;
wire \BTN_RST|Add0~13 ;
wire \BTN_RST|Add0~14_combout ;
wire \BTN_RST|temp~0_combout ;
wire \BTN_RST|Add0~15 ;
wire \BTN_RST|Add0~16_combout ;
wire \BTN_RST|Add0~17 ;
wire \BTN_RST|Add0~19 ;
wire \BTN_RST|Add0~20_combout ;
wire \BTN_RST|temp~2_combout ;
wire \BTN_RST|Add0~21 ;
wire \BTN_RST|Add0~22_combout ;
wire \BTN_RST|Add0~23 ;
wire \BTN_RST|Add0~24_combout ;
wire \BTN_RST|temp~3_combout ;
wire \BTN_RST|Add0~25 ;
wire \BTN_RST|Add0~26_combout ;
wire \BTN_RST|Add0~27 ;
wire \BTN_RST|Add0~28_combout ;
wire \BTN_RST|Add0~29 ;
wire \BTN_RST|Add0~30_combout ;
wire \BTN_RST|temp~4_combout ;
wire \BTN_RST|Add0~31 ;
wire \BTN_RST|Add0~32_combout ;
wire \BTN_RST|Add0~33 ;
wire \BTN_RST|Add0~34_combout ;
wire \BTN_RST|Add0~35 ;
wire \BTN_RST|Add0~36_combout ;
wire \BTN_RST|Add0~37 ;
wire \BTN_RST|Add0~38_combout ;
wire \BTN_RST|temp~5_combout ;
wire \BTN_RST|Add0~39 ;
wire \BTN_RST|Add0~41 ;
wire \BTN_RST|Add0~42_combout ;
wire \BTN_RST|Add0~43 ;
wire \BTN_RST|Add0~44_combout ;
wire \BTN_RST|Add0~45 ;
wire \BTN_RST|Add0~47 ;
wire \BTN_RST|Add0~48_combout ;
wire \BTN_RST|Add0~49 ;
wire \BTN_RST|Add0~50_combout ;
wire \BTN_RST|Equal0~2_combout ;
wire \BTN_RST|Equal0~0_combout ;
wire \BTN_RST|Equal0~3_combout ;
wire \BTN_RST|Equal0~4_combout ;
wire \BTN_RST|Equal0~1_combout ;
wire \BTN_RST|Equal0~5_combout ;
wire \BTN_RST|Add0~18_combout ;
wire \BTN_RST|temp~1_combout ;
wire \BTN_RST|Equal0~6_combout ;
wire \BTN_RST|Add0~46_combout ;
wire \BTN_RST|temp~7_combout ;
wire \BTN_RST|Equal0~7_combout ;
wire \BTN_RST|Add0~40_combout ;
wire \BTN_RST|temp~6_combout ;
wire \BTN_RST|Equal1~1_combout ;
wire \BTN_RST|Equal1~0_combout ;
wire \BTN_RST|output~0_combout ;
wire \BTN_RST|output~1_combout ;
wire \display0|rascSaida7seg[0]~1_combout ;
wire \display0|rascSaida7seg[1]~2_combout ;
wire \display0|rascSaida7seg[1]~3_combout ;
wire \display0|rascSaida7seg[2]~4_combout ;
wire \display0|rascSaida7seg[2]~5_combout ;
wire \display0|rascSaida7seg[3]~6_combout ;
wire \display0|rascSaida7seg[3]~7_combout ;
wire \display0|rascSaida7seg[4]~8_combout ;
wire \display0|rascSaida7seg[4]~9_combout ;
wire \display0|rascSaida7seg[5]~10_combout ;
wire \display0|rascSaida7seg[5]~11_combout ;
wire \display0|rascSaida7seg[6]~12_combout ;
wire \display0|rascSaida7seg[6]~13_combout ;
wire \display1|rascSaida7seg[0]~0_combout ;
wire \display1|rascSaida7seg[0]~1_combout ;
wire \display1|rascSaida7seg[1]~2_combout ;
wire \display1|rascSaida7seg[1]~3_combout ;
wire \display1|rascSaida7seg[2]~4_combout ;
wire \display1|rascSaida7seg[2]~5_combout ;
wire \display1|rascSaida7seg[3]~6_combout ;
wire \display1|rascSaida7seg[3]~7_combout ;
wire \display1|rascSaida7seg[4]~8_combout ;
wire \display1|rascSaida7seg[4]~9_combout ;
wire \display1|rascSaida7seg[5]~10_combout ;
wire \display1|rascSaida7seg[5]~11_combout ;
wire \display1|rascSaida7seg[6]~12_combout ;
wire \display1|rascSaida7seg[6]~13_combout ;
wire \display2|rascSaida7seg[0]~0_combout ;
wire \display2|rascSaida7seg[0]~1_combout ;
wire \display2|rascSaida7seg[1]~2_combout ;
wire \display2|rascSaida7seg[1]~3_combout ;
wire \display2|rascSaida7seg[2]~4_combout ;
wire \display2|rascSaida7seg[2]~5_combout ;
wire \display2|rascSaida7seg[3]~6_combout ;
wire \display2|rascSaida7seg[3]~7_combout ;
wire \display2|rascSaida7seg[4]~8_combout ;
wire \display2|rascSaida7seg[4]~9_combout ;
wire \display2|rascSaida7seg[5]~10_combout ;
wire \display2|rascSaida7seg[5]~11_combout ;
wire \display2|rascSaida7seg[6]~12_combout ;
wire \display2|rascSaida7seg[6]~13_combout ;
wire \registradosDisplay|DOUT[15]~feeder_combout ;
wire \display3|rascSaida7seg[0]~0_combout ;
wire \display3|rascSaida7seg[0]~1_combout ;
wire \display3|rascSaida7seg[1]~2_combout ;
wire \display3|rascSaida7seg[1]~3_combout ;
wire \display3|rascSaida7seg[2]~4_combout ;
wire \display3|rascSaida7seg[2]~5_combout ;
wire \display3|rascSaida7seg[3]~6_combout ;
wire \display3|rascSaida7seg[3]~7_combout ;
wire \display3|rascSaida7seg[4]~8_combout ;
wire \display3|rascSaida7seg[4]~9_combout ;
wire \display3|rascSaida7seg[5]~10_combout ;
wire \display3|rascSaida7seg[5]~11_combout ;
wire \display3|rascSaida7seg[6]~12_combout ;
wire \display3|rascSaida7seg[6]~13_combout ;
wire [0:25] \BTN_RST|temp ;
wire [31:0] \registradosDisplay|DOUT ;
wire [3:0] \BTN_RST|output ;
wire [31:0] \FD|PC|DOUT ;

wire [35:0] \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a31  = \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a31  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\display0|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\display0|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\display0|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\display0|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\display0|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\display0|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\display0|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\display1|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\display1|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\display1|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\display1|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\display1|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\display1|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\display1|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\display2|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\display2|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\display2|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\display2|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\display2|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\display2|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\display2|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\display3|rascSaida7seg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\display3|rascSaida7seg[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\display3|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\display3|rascSaida7seg[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\display3|rascSaida7seg[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\display3|rascSaida7seg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\display3|rascSaida7seg[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \enderecoReg1Test[0]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[0]~output .bus_hold = "false";
defparam \enderecoReg1Test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \enderecoReg1Test[1]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[1]~output .bus_hold = "false";
defparam \enderecoReg1Test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \enderecoReg1Test[2]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[2]~output .bus_hold = "false";
defparam \enderecoReg1Test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \enderecoReg1Test[3]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[3]~output .bus_hold = "false";
defparam \enderecoReg1Test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \enderecoReg1Test[4]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg1Test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg1Test[4]~output .bus_hold = "false";
defparam \enderecoReg1Test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \enderecoReg2Test[0]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[0]~output .bus_hold = "false";
defparam \enderecoReg2Test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \enderecoReg2Test[1]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[1]~output .bus_hold = "false";
defparam \enderecoReg2Test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \enderecoReg2Test[2]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[2]~output .bus_hold = "false";
defparam \enderecoReg2Test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \enderecoReg2Test[3]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[3]~output .bus_hold = "false";
defparam \enderecoReg2Test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \enderecoReg2Test[4]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enderecoReg2Test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enderecoReg2Test[4]~output .bus_hold = "false";
defparam \enderecoReg2Test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \instrucaoTest[0]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[0]~output .bus_hold = "false";
defparam \instrucaoTest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \instrucaoTest[1]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[1]~output .bus_hold = "false";
defparam \instrucaoTest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \instrucaoTest[2]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[2]~output .bus_hold = "false";
defparam \instrucaoTest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \instrucaoTest[3]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[3]~output .bus_hold = "false";
defparam \instrucaoTest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \instrucaoTest[4]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[4]~output .bus_hold = "false";
defparam \instrucaoTest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \instrucaoTest[5]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[5]~output .bus_hold = "false";
defparam \instrucaoTest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \instrucaoTest[6]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[6]~output .bus_hold = "false";
defparam \instrucaoTest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \instrucaoTest[7]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[7]~output .bus_hold = "false";
defparam \instrucaoTest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \instrucaoTest[8]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[8]~output .bus_hold = "false";
defparam \instrucaoTest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \instrucaoTest[9]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[9]~output .bus_hold = "false";
defparam \instrucaoTest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \instrucaoTest[10]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[10]~output .bus_hold = "false";
defparam \instrucaoTest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \instrucaoTest[11]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[11]~output .bus_hold = "false";
defparam \instrucaoTest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \instrucaoTest[12]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[12]~output .bus_hold = "false";
defparam \instrucaoTest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \instrucaoTest[13]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[13]~output .bus_hold = "false";
defparam \instrucaoTest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \instrucaoTest[14]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[14]~output .bus_hold = "false";
defparam \instrucaoTest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \instrucaoTest[15]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[15]~output .bus_hold = "false";
defparam \instrucaoTest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \instrucaoTest[16]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[16]~output .bus_hold = "false";
defparam \instrucaoTest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \instrucaoTest[17]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[17]~output .bus_hold = "false";
defparam \instrucaoTest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \instrucaoTest[18]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[18]~output .bus_hold = "false";
defparam \instrucaoTest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \instrucaoTest[19]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[19]~output .bus_hold = "false";
defparam \instrucaoTest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \instrucaoTest[20]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[20]~output .bus_hold = "false";
defparam \instrucaoTest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \instrucaoTest[21]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[21]~output .bus_hold = "false";
defparam \instrucaoTest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \instrucaoTest[22]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[22]~output .bus_hold = "false";
defparam \instrucaoTest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \instrucaoTest[23]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[23]~output .bus_hold = "false";
defparam \instrucaoTest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \instrucaoTest[24]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[24]~output .bus_hold = "false";
defparam \instrucaoTest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \instrucaoTest[25]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[25]~output .bus_hold = "false";
defparam \instrucaoTest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \instrucaoTest[26]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[26]~output .bus_hold = "false";
defparam \instrucaoTest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \instrucaoTest[27]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[27]~output .bus_hold = "false";
defparam \instrucaoTest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \instrucaoTest[28]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[28]~output .bus_hold = "false";
defparam \instrucaoTest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \instrucaoTest[29]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[29]~output .bus_hold = "false";
defparam \instrucaoTest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \instrucaoTest[30]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[30]~output .bus_hold = "false";
defparam \instrucaoTest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \instrucaoTest[31]~output (
	.i(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucaoTest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucaoTest[31]~output .bus_hold = "false";
defparam \instrucaoTest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \entraAULATest[0]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[0]~output .bus_hold = "false";
defparam \entraAULATest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \entraAULATest[1]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[1]~output .bus_hold = "false";
defparam \entraAULATest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \entraAULATest[2]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[2]~output .bus_hold = "false";
defparam \entraAULATest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \entraAULATest[3]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[3]~output .bus_hold = "false";
defparam \entraAULATest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \entraAULATest[4]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[4]~output .bus_hold = "false";
defparam \entraAULATest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \entraAULATest[5]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[5]~output .bus_hold = "false";
defparam \entraAULATest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \entraAULATest[6]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[6]~output .bus_hold = "false";
defparam \entraAULATest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \entraAULATest[7]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[7]~output .bus_hold = "false";
defparam \entraAULATest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \entraAULATest[8]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[8]~output .bus_hold = "false";
defparam \entraAULATest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \entraAULATest[9]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[9]~output .bus_hold = "false";
defparam \entraAULATest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \entraAULATest[10]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[10]~output .bus_hold = "false";
defparam \entraAULATest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \entraAULATest[11]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[11]~output .bus_hold = "false";
defparam \entraAULATest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \entraAULATest[12]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[12]~output .bus_hold = "false";
defparam \entraAULATest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \entraAULATest[13]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[13]~output .bus_hold = "false";
defparam \entraAULATest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \entraAULATest[14]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[14]~output .bus_hold = "false";
defparam \entraAULATest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \entraAULATest[15]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[15]~output .bus_hold = "false";
defparam \entraAULATest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \entraAULATest[16]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[16]~output .bus_hold = "false";
defparam \entraAULATest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \entraAULATest[17]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[17]~output .bus_hold = "false";
defparam \entraAULATest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \entraAULATest[18]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[18]~output .bus_hold = "false";
defparam \entraAULATest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \entraAULATest[19]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[19]~output .bus_hold = "false";
defparam \entraAULATest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \entraAULATest[20]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[20]~output .bus_hold = "false";
defparam \entraAULATest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \entraAULATest[21]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[21]~output .bus_hold = "false";
defparam \entraAULATest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \entraAULATest[22]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[22]~output .bus_hold = "false";
defparam \entraAULATest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \entraAULATest[23]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[23]~output .bus_hold = "false";
defparam \entraAULATest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \entraAULATest[24]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[24]~output .bus_hold = "false";
defparam \entraAULATest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \entraAULATest[25]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[25]~output .bus_hold = "false";
defparam \entraAULATest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \entraAULATest[26]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[26]~output .bus_hold = "false";
defparam \entraAULATest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \entraAULATest[27]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[27]~output .bus_hold = "false";
defparam \entraAULATest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \entraAULATest[28]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[28]~output .bus_hold = "false";
defparam \entraAULATest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \entraAULATest[29]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[29]~output .bus_hold = "false";
defparam \entraAULATest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \entraAULATest[30]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[30]~output .bus_hold = "false";
defparam \entraAULATest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \entraAULATest[31]~output (
	.i(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraAULATest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraAULATest[31]~output .bus_hold = "false";
defparam \entraAULATest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \entraBULATest[0]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[0]~output .bus_hold = "false";
defparam \entraBULATest[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \entraBULATest[1]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[1]~output .bus_hold = "false";
defparam \entraBULATest[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \entraBULATest[2]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[2]~output .bus_hold = "false";
defparam \entraBULATest[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \entraBULATest[3]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[3]~output .bus_hold = "false";
defparam \entraBULATest[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \entraBULATest[4]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[4]~output .bus_hold = "false";
defparam \entraBULATest[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \entraBULATest[5]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[5]~output .bus_hold = "false";
defparam \entraBULATest[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \entraBULATest[6]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[6]~output .bus_hold = "false";
defparam \entraBULATest[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \entraBULATest[7]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[7]~output .bus_hold = "false";
defparam \entraBULATest[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \entraBULATest[8]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[8]~output .bus_hold = "false";
defparam \entraBULATest[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \entraBULATest[9]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[9]~output .bus_hold = "false";
defparam \entraBULATest[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \entraBULATest[10]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[10]~output .bus_hold = "false";
defparam \entraBULATest[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \entraBULATest[11]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[11]~output .bus_hold = "false";
defparam \entraBULATest[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \entraBULATest[12]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[12]~output .bus_hold = "false";
defparam \entraBULATest[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \entraBULATest[13]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[13]~output .bus_hold = "false";
defparam \entraBULATest[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \entraBULATest[14]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[14]~output .bus_hold = "false";
defparam \entraBULATest[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \entraBULATest[15]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[15]~output .bus_hold = "false";
defparam \entraBULATest[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \entraBULATest[16]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[16]~output .bus_hold = "false";
defparam \entraBULATest[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \entraBULATest[17]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[17]~output .bus_hold = "false";
defparam \entraBULATest[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \entraBULATest[18]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[18]~output .bus_hold = "false";
defparam \entraBULATest[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \entraBULATest[19]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[19]~output .bus_hold = "false";
defparam \entraBULATest[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \entraBULATest[20]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[20]~output .bus_hold = "false";
defparam \entraBULATest[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \entraBULATest[21]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[21]~output .bus_hold = "false";
defparam \entraBULATest[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \entraBULATest[22]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[22]~output .bus_hold = "false";
defparam \entraBULATest[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \entraBULATest[23]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[23]~output .bus_hold = "false";
defparam \entraBULATest[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \entraBULATest[24]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[24]~output .bus_hold = "false";
defparam \entraBULATest[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \entraBULATest[25]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[25]~output .bus_hold = "false";
defparam \entraBULATest[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \entraBULATest[26]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[26]~output .bus_hold = "false";
defparam \entraBULATest[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \entraBULATest[27]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[27]~output .bus_hold = "false";
defparam \entraBULATest[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \entraBULATest[28]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[28]~output .bus_hold = "false";
defparam \entraBULATest[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \entraBULATest[29]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[29]~output .bus_hold = "false";
defparam \entraBULATest[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \entraBULATest[30]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[30]~output .bus_hold = "false";
defparam \entraBULATest[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \entraBULATest[31]~output (
	.i(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entraBULATest[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entraBULATest[31]~output .bus_hold = "false";
defparam \entraBULATest[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N12
cycloneive_lcell_comb \FD|add4toPC|Add0~0 (
// Equation(s):
// \FD|add4toPC|Add0~0_combout  = \FD|PC|DOUT [2] $ (VCC)
// \FD|add4toPC|Add0~1  = CARRY(\FD|PC|DOUT [2])

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|add4toPC|Add0~0_combout ),
	.cout(\FD|add4toPC|Add0~1 ));
// synopsys translate_off
defparam \FD|add4toPC|Add0~0 .lut_mask = 16'h55AA;
defparam \FD|add4toPC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N14
cycloneive_lcell_comb \FD|add4toPC|Add0~2 (
// Equation(s):
// \FD|add4toPC|Add0~2_combout  = (\FD|PC|DOUT [3] & (!\FD|add4toPC|Add0~1 )) # (!\FD|PC|DOUT [3] & ((\FD|add4toPC|Add0~1 ) # (GND)))
// \FD|add4toPC|Add0~3  = CARRY((!\FD|add4toPC|Add0~1 ) # (!\FD|PC|DOUT [3]))

	.dataa(\FD|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|Add0~1 ),
	.combout(\FD|add4toPC|Add0~2_combout ),
	.cout(\FD|add4toPC|Add0~3 ));
// synopsys translate_off
defparam \FD|add4toPC|Add0~2 .lut_mask = 16'h5A5F;
defparam \FD|add4toPC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N16
cycloneive_lcell_comb \FD|add4toPC|Add0~4 (
// Equation(s):
// \FD|add4toPC|Add0~4_combout  = (\FD|PC|DOUT [4] & (\FD|add4toPC|Add0~3  $ (GND))) # (!\FD|PC|DOUT [4] & (!\FD|add4toPC|Add0~3  & VCC))
// \FD|add4toPC|Add0~5  = CARRY((\FD|PC|DOUT [4] & !\FD|add4toPC|Add0~3 ))

	.dataa(\FD|PC|DOUT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|add4toPC|Add0~3 ),
	.combout(\FD|add4toPC|Add0~4_combout ),
	.cout(\FD|add4toPC|Add0~5 ));
// synopsys translate_off
defparam \FD|add4toPC|Add0~4 .lut_mask = 16'hA50A;
defparam \FD|add4toPC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N18
cycloneive_lcell_comb \FD|add4toPC|Add0~6 (
// Equation(s):
// \FD|add4toPC|Add0~6_combout  = \FD|add4toPC|Add0~5  $ (\FD|PC|DOUT [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|PC|DOUT [5]),
	.cin(\FD|add4toPC|Add0~5 ),
	.combout(\FD|add4toPC|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|add4toPC|Add0~6 .lut_mask = 16'h0FF0;
defparam \FD|add4toPC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N6
cycloneive_lcell_comb \FD|PC|DOUT[2]~4 (
// Equation(s):
// \FD|PC|DOUT[2]~4_combout  = (\FD|add4toPC|Add0~0_combout  & (\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  $ (VCC))) # (!\FD|add4toPC|Add0~0_combout  & (\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & VCC))
// \FD|PC|DOUT[2]~5  = CARRY((\FD|add4toPC|Add0~0_combout  & \FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))

	.dataa(\FD|add4toPC|Add0~0_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|PC|DOUT[2]~4_combout ),
	.cout(\FD|PC|DOUT[2]~5 ));
// synopsys translate_off
defparam \FD|PC|DOUT[2]~4 .lut_mask = 16'h6688;
defparam \FD|PC|DOUT[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N8
cycloneive_lcell_comb \FD|PC|DOUT[3]~6 (
// Equation(s):
// \FD|PC|DOUT[3]~6_combout  = (\FD|add4toPC|Add0~2_combout  & ((\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & (\FD|PC|DOUT[2]~5  & VCC)) # (!\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & (!\FD|PC|DOUT[2]~5 )))) # (!\FD|add4toPC|Add0~2_combout  & 
// ((\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & (!\FD|PC|DOUT[2]~5 )) # (!\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & ((\FD|PC|DOUT[2]~5 ) # (GND)))))
// \FD|PC|DOUT[3]~7  = CARRY((\FD|add4toPC|Add0~2_combout  & (!\FD|Mem_Inst|MemoriaDeInstrucao~1_combout  & !\FD|PC|DOUT[2]~5 )) # (!\FD|add4toPC|Add0~2_combout  & ((!\FD|PC|DOUT[2]~5 ) # (!\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))))

	.dataa(\FD|add4toPC|Add0~2_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[2]~5 ),
	.combout(\FD|PC|DOUT[3]~6_combout ),
	.cout(\FD|PC|DOUT[3]~7 ));
// synopsys translate_off
defparam \FD|PC|DOUT[3]~6 .lut_mask = 16'h9617;
defparam \FD|PC|DOUT[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N10
cycloneive_lcell_comb \FD|PC|DOUT[4]~8 (
// Equation(s):
// \FD|PC|DOUT[4]~8_combout  = ((\FD|add4toPC|Add0~4_combout  $ (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  $ (!\FD|PC|DOUT[3]~7 )))) # (GND)
// \FD|PC|DOUT[4]~9  = CARRY((\FD|add4toPC|Add0~4_combout  & ((\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT[3]~7 ))) # (!\FD|add4toPC|Add0~4_combout  & (\FD|Mem_Inst|MemoriaDeInstrucao~0_combout  & !\FD|PC|DOUT[3]~7 )))

	.dataa(\FD|add4toPC|Add0~4_combout ),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|PC|DOUT[3]~7 ),
	.combout(\FD|PC|DOUT[4]~8_combout ),
	.cout(\FD|PC|DOUT[4]~9 ));
// synopsys translate_off
defparam \FD|PC|DOUT[4]~8 .lut_mask = 16'h698E;
defparam \FD|PC|DOUT[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N12
cycloneive_lcell_comb \FD|PC|DOUT[5]~10 (
// Equation(s):
// \FD|PC|DOUT[5]~10_combout  = \FD|add4toPC|Add0~6_combout  $ (\FD|PC|DOUT[4]~9  $ (\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ))

	.dataa(gnd),
	.datab(\FD|add4toPC|Add0~6_combout ),
	.datac(gnd),
	.datad(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.cin(\FD|PC|DOUT[4]~9 ),
	.combout(\FD|PC|DOUT[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|PC|DOUT[5]~10 .lut_mask = 16'hC33C;
defparam \FD|PC|DOUT[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[2]~2 (
// Equation(s):
// \FD|muxDepoisULA|X[2]~2_combout  = (\FD|ALU|somaSub[2]~4_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[2]~4_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[2]~2 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\UC|Equal2~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|muxDepoisULA|X[31]~31_combout ,\FD|muxDepoisULA|X[30]~30_combout ,\FD|muxDepoisULA|X[29]~29_combout ,\FD|muxDepoisULA|X[28]~28_combout ,\FD|muxDepoisULA|X[27]~27_combout ,\FD|muxDepoisULA|X[26]~26_combout ,\FD|muxDepoisULA|X[25]~25_combout ,
\FD|muxDepoisULA|X[24]~24_combout ,\FD|muxDepoisULA|X[23]~23_combout ,\FD|muxDepoisULA|X[22]~22_combout ,\FD|muxDepoisULA|X[21]~21_combout ,\FD|muxDepoisULA|X[20]~20_combout ,\FD|muxDepoisULA|X[19]~19_combout ,\FD|muxDepoisULA|X[18]~18_combout ,
\FD|muxDepoisULA|X[17]~17_combout ,\FD|muxDepoisULA|X[16]~16_combout ,\FD|muxDepoisULA|X[15]~15_combout ,\FD|muxDepoisULA|X[14]~14_combout ,\FD|muxDepoisULA|X[13]~13_combout ,\FD|muxDepoisULA|X[12]~12_combout ,\FD|muxDepoisULA|X[11]~11_combout ,
\FD|muxDepoisULA|X[10]~10_combout ,\FD|muxDepoisULA|X[9]~9_combout ,\FD|muxDepoisULA|X[8]~8_combout ,\FD|muxDepoisULA|X[7]~7_combout ,\FD|muxDepoisULA|X[6]~6_combout ,\FD|muxDepoisULA|X[5]~5_combout ,\FD|muxDepoisULA|X[4]~4_combout ,
\FD|muxDepoisULA|X[3]~3_combout ,\FD|muxDepoisULA|X[2]~2_combout ,\FD|muxDepoisULA|X[1]~1_combout ,\FD|muxDepoisULA|X[0]~0_combout }),
	.portaaddr({\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "FluxoDeDados:FD|registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ALTSYNCRAM";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000010000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\UC|Equal2~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\FD|muxDepoisULA|X[31]~31_combout ,\FD|muxDepoisULA|X[30]~30_combout ,\FD|muxDepoisULA|X[29]~29_combout ,\FD|muxDepoisULA|X[28]~28_combout ,\FD|muxDepoisULA|X[27]~27_combout ,\FD|muxDepoisULA|X[26]~26_combout ,\FD|muxDepoisULA|X[25]~25_combout ,
\FD|muxDepoisULA|X[24]~24_combout ,\FD|muxDepoisULA|X[23]~23_combout ,\FD|muxDepoisULA|X[22]~22_combout ,\FD|muxDepoisULA|X[21]~21_combout ,\FD|muxDepoisULA|X[20]~20_combout ,\FD|muxDepoisULA|X[19]~19_combout ,\FD|muxDepoisULA|X[18]~18_combout ,
\FD|muxDepoisULA|X[17]~17_combout ,\FD|muxDepoisULA|X[16]~16_combout ,\FD|muxDepoisULA|X[15]~15_combout ,\FD|muxDepoisULA|X[14]~14_combout ,\FD|muxDepoisULA|X[13]~13_combout ,\FD|muxDepoisULA|X[12]~12_combout ,\FD|muxDepoisULA|X[11]~11_combout ,
\FD|muxDepoisULA|X[10]~10_combout ,\FD|muxDepoisULA|X[9]~9_combout ,\FD|muxDepoisULA|X[8]~8_combout ,\FD|muxDepoisULA|X[7]~7_combout ,\FD|muxDepoisULA|X[6]~6_combout ,\FD|muxDepoisULA|X[5]~5_combout ,\FD|muxDepoisULA|X[4]~4_combout ,
\FD|muxDepoisULA|X[3]~3_combout ,\FD|muxDepoisULA|X[2]~2_combout ,\FD|muxDepoisULA|X[1]~1_combout ,\FD|muxDepoisULA|X[0]~0_combout }),
	.portaaddr({\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ,\FD|Mem_Inst|MemoriaDeInstrucao~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FluxoDeDados:FD|registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ALTSYNCRAM";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000010000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N0
cycloneive_lcell_comb \FD|ALU|somaSub[0]~0 (
// Equation(s):
// \FD|ALU|somaSub[0]~0_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (VCC))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout  & VCC))
// \FD|ALU|somaSub[0]~1  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  & \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FD|ALU|somaSub[0]~0_combout ),
	.cout(\FD|ALU|somaSub[0]~1 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[0]~0 .lut_mask = 16'h6688;
defparam \FD|ALU|somaSub[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N2
cycloneive_lcell_comb \FD|ALU|somaSub[1]~2 (
// Equation(s):
// \FD|ALU|somaSub[1]~2_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1  & (\FD|ALU|somaSub[0]~1  & VCC)) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 
//  & (!\FD|ALU|somaSub[0]~1 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1  & (!\FD|ALU|somaSub[0]~1 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1  & 
// ((\FD|ALU|somaSub[0]~1 ) # (GND)))))
// \FD|ALU|somaSub[1]~3  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1  & !\FD|ALU|somaSub[0]~1 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1  & 
// ((!\FD|ALU|somaSub[0]~1 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[0]~1 ),
	.combout(\FD|ALU|somaSub[1]~2_combout ),
	.cout(\FD|ALU|somaSub[1]~3 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[1]~2 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N4
cycloneive_lcell_comb \FD|ALU|somaSub[2]~4 (
// Equation(s):
// \FD|ALU|somaSub[2]~4_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2  $ (!\FD|ALU|somaSub[1]~3 )))) # (GND)
// \FD|ALU|somaSub[2]~5  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2 ) # (!\FD|ALU|somaSub[1]~3 ))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2  & 
// (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2  & !\FD|ALU|somaSub[1]~3 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[1]~3 ),
	.combout(\FD|ALU|somaSub[2]~4_combout ),
	.cout(\FD|ALU|somaSub[2]~5 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[2]~4 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N6
cycloneive_lcell_comb \FD|ALU|somaSub[3]~6 (
// Equation(s):
// \FD|ALU|somaSub[3]~6_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3  & (\FD|ALU|somaSub[2]~5  & VCC)) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 
//  & (!\FD|ALU|somaSub[2]~5 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3  & (!\FD|ALU|somaSub[2]~5 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3  & 
// ((\FD|ALU|somaSub[2]~5 ) # (GND)))))
// \FD|ALU|somaSub[3]~7  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3  & !\FD|ALU|somaSub[2]~5 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3  & 
// ((!\FD|ALU|somaSub[2]~5 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[2]~5 ),
	.combout(\FD|ALU|somaSub[3]~6_combout ),
	.cout(\FD|ALU|somaSub[3]~7 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[3]~6 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N8
cycloneive_lcell_comb \FD|ALU|somaSub[4]~8 (
// Equation(s):
// \FD|ALU|somaSub[4]~8_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4  $ (!\FD|ALU|somaSub[3]~7 )))) # (GND)
// \FD|ALU|somaSub[4]~9  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4 ) # (!\FD|ALU|somaSub[3]~7 ))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4  & 
// (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4  & !\FD|ALU|somaSub[3]~7 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[3]~7 ),
	.combout(\FD|ALU|somaSub[4]~8_combout ),
	.cout(\FD|ALU|somaSub[4]~9 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[4]~8 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N10
cycloneive_lcell_comb \FD|ALU|somaSub[5]~10 (
// Equation(s):
// \FD|ALU|somaSub[5]~10_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  & (\FD|ALU|somaSub[4]~9  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  & (!\FD|ALU|somaSub[4]~9 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  & (!\FD|ALU|somaSub[4]~9 )) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  & ((\FD|ALU|somaSub[4]~9 ) # (GND)))))
// \FD|ALU|somaSub[5]~11  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5  & !\FD|ALU|somaSub[4]~9 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5  & 
// ((!\FD|ALU|somaSub[4]~9 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[4]~9 ),
	.combout(\FD|ALU|somaSub[5]~10_combout ),
	.cout(\FD|ALU|somaSub[5]~11 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[5]~10 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N12
cycloneive_lcell_comb \FD|ALU|somaSub[6]~12 (
// Equation(s):
// \FD|ALU|somaSub[6]~12_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6  $ (!\FD|ALU|somaSub[5]~11 )))) # (GND)
// \FD|ALU|somaSub[6]~13  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6 ) # (!\FD|ALU|somaSub[5]~11 ))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6  & 
// (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6  & !\FD|ALU|somaSub[5]~11 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[5]~11 ),
	.combout(\FD|ALU|somaSub[6]~12_combout ),
	.cout(\FD|ALU|somaSub[6]~13 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[6]~12 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N14
cycloneive_lcell_comb \FD|ALU|somaSub[7]~14 (
// Equation(s):
// \FD|ALU|somaSub[7]~14_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  & (\FD|ALU|somaSub[6]~13  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  & (!\FD|ALU|somaSub[6]~13 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  & (!\FD|ALU|somaSub[6]~13 )) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  & ((\FD|ALU|somaSub[6]~13 ) # (GND)))))
// \FD|ALU|somaSub[7]~15  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7  & !\FD|ALU|somaSub[6]~13 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7  & 
// ((!\FD|ALU|somaSub[6]~13 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[6]~13 ),
	.combout(\FD|ALU|somaSub[7]~14_combout ),
	.cout(\FD|ALU|somaSub[7]~15 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[7]~14 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N16
cycloneive_lcell_comb \FD|ALU|somaSub[8]~16 (
// Equation(s):
// \FD|ALU|somaSub[8]~16_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8  $ (!\FD|ALU|somaSub[7]~15 )))) # (GND)
// \FD|ALU|somaSub[8]~17  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8 ) # (!\FD|ALU|somaSub[7]~15 ))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8  & 
// (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8  & !\FD|ALU|somaSub[7]~15 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[7]~15 ),
	.combout(\FD|ALU|somaSub[8]~16_combout ),
	.cout(\FD|ALU|somaSub[8]~17 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[8]~16 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N18
cycloneive_lcell_comb \FD|ALU|somaSub[9]~18 (
// Equation(s):
// \FD|ALU|somaSub[9]~18_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  & (\FD|ALU|somaSub[8]~17  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  & (!\FD|ALU|somaSub[8]~17 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  & (!\FD|ALU|somaSub[8]~17 )) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  & ((\FD|ALU|somaSub[8]~17 ) # (GND)))))
// \FD|ALU|somaSub[9]~19  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9  & !\FD|ALU|somaSub[8]~17 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9  & 
// ((!\FD|ALU|somaSub[8]~17 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[8]~17 ),
	.combout(\FD|ALU|somaSub[9]~18_combout ),
	.cout(\FD|ALU|somaSub[9]~19 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[9]~18 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N20
cycloneive_lcell_comb \FD|ALU|somaSub[10]~20 (
// Equation(s):
// \FD|ALU|somaSub[10]~20_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10  $ (!\FD|ALU|somaSub[9]~19 )))) # (GND)
// \FD|ALU|somaSub[10]~21  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10 ) # (!\FD|ALU|somaSub[9]~19 ))) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10  & (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10  & !\FD|ALU|somaSub[9]~19 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[9]~19 ),
	.combout(\FD|ALU|somaSub[10]~20_combout ),
	.cout(\FD|ALU|somaSub[10]~21 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[10]~20 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N22
cycloneive_lcell_comb \FD|ALU|somaSub[11]~22 (
// Equation(s):
// \FD|ALU|somaSub[11]~22_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  & (\FD|ALU|somaSub[10]~21  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  & (!\FD|ALU|somaSub[10]~21 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  & (!\FD|ALU|somaSub[10]~21 
// )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  & ((\FD|ALU|somaSub[10]~21 ) # (GND)))))
// \FD|ALU|somaSub[11]~23  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11  & !\FD|ALU|somaSub[10]~21 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11  
// & ((!\FD|ALU|somaSub[10]~21 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[10]~21 ),
	.combout(\FD|ALU|somaSub[11]~22_combout ),
	.cout(\FD|ALU|somaSub[11]~23 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[11]~22 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N24
cycloneive_lcell_comb \FD|ALU|somaSub[12]~24 (
// Equation(s):
// \FD|ALU|somaSub[12]~24_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12  $ (!\FD|ALU|somaSub[11]~23 )))) # (GND)
// \FD|ALU|somaSub[12]~25  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12 ) # (!\FD|ALU|somaSub[11]~23 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12  & !\FD|ALU|somaSub[11]~23 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[11]~23 ),
	.combout(\FD|ALU|somaSub[12]~24_combout ),
	.cout(\FD|ALU|somaSub[12]~25 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[12]~24 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N26
cycloneive_lcell_comb \FD|ALU|somaSub[13]~26 (
// Equation(s):
// \FD|ALU|somaSub[13]~26_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  & (\FD|ALU|somaSub[12]~25  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  & (!\FD|ALU|somaSub[12]~25 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  & (!\FD|ALU|somaSub[12]~25 
// )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  & ((\FD|ALU|somaSub[12]~25 ) # (GND)))))
// \FD|ALU|somaSub[13]~27  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13  & !\FD|ALU|somaSub[12]~25 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13  
// & ((!\FD|ALU|somaSub[12]~25 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[12]~25 ),
	.combout(\FD|ALU|somaSub[13]~26_combout ),
	.cout(\FD|ALU|somaSub[13]~27 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[13]~26 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N28
cycloneive_lcell_comb \FD|ALU|somaSub[14]~28 (
// Equation(s):
// \FD|ALU|somaSub[14]~28_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14  $ (!\FD|ALU|somaSub[13]~27 )))) # (GND)
// \FD|ALU|somaSub[14]~29  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14 ) # (!\FD|ALU|somaSub[13]~27 ))) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14  & (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14  & !\FD|ALU|somaSub[13]~27 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[13]~27 ),
	.combout(\FD|ALU|somaSub[14]~28_combout ),
	.cout(\FD|ALU|somaSub[14]~29 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[14]~28 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N30
cycloneive_lcell_comb \FD|ALU|somaSub[15]~30 (
// Equation(s):
// \FD|ALU|somaSub[15]~30_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  & (\FD|ALU|somaSub[14]~29  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  & (!\FD|ALU|somaSub[14]~29 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  & (!\FD|ALU|somaSub[14]~29 
// )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  & ((\FD|ALU|somaSub[14]~29 ) # (GND)))))
// \FD|ALU|somaSub[15]~31  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15  & !\FD|ALU|somaSub[14]~29 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15  
// & ((!\FD|ALU|somaSub[14]~29 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[14]~29 ),
	.combout(\FD|ALU|somaSub[15]~30_combout ),
	.cout(\FD|ALU|somaSub[15]~31 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[15]~30 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N0
cycloneive_lcell_comb \FD|ALU|somaSub[16]~32 (
// Equation(s):
// \FD|ALU|somaSub[16]~32_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16  $ (!\FD|ALU|somaSub[15]~31 )))) # (GND)
// \FD|ALU|somaSub[16]~33  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16 ) # (!\FD|ALU|somaSub[15]~31 ))) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16  & (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16  & !\FD|ALU|somaSub[15]~31 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[15]~31 ),
	.combout(\FD|ALU|somaSub[16]~32_combout ),
	.cout(\FD|ALU|somaSub[16]~33 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[16]~32 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N2
cycloneive_lcell_comb \FD|ALU|somaSub[17]~34 (
// Equation(s):
// \FD|ALU|somaSub[17]~34_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  & (\FD|ALU|somaSub[16]~33  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  & (!\FD|ALU|somaSub[16]~33 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  & (!\FD|ALU|somaSub[16]~33 
// )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  & ((\FD|ALU|somaSub[16]~33 ) # (GND)))))
// \FD|ALU|somaSub[17]~35  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17  & !\FD|ALU|somaSub[16]~33 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17  
// & ((!\FD|ALU|somaSub[16]~33 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a17 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[16]~33 ),
	.combout(\FD|ALU|somaSub[17]~34_combout ),
	.cout(\FD|ALU|somaSub[17]~35 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[17]~34 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N4
cycloneive_lcell_comb \FD|ALU|somaSub[18]~36 (
// Equation(s):
// \FD|ALU|somaSub[18]~36_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18  $ (!\FD|ALU|somaSub[17]~35 )))) # (GND)
// \FD|ALU|somaSub[18]~37  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18 ) # (!\FD|ALU|somaSub[17]~35 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18  & !\FD|ALU|somaSub[17]~35 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[17]~35 ),
	.combout(\FD|ALU|somaSub[18]~36_combout ),
	.cout(\FD|ALU|somaSub[18]~37 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[18]~36 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N6
cycloneive_lcell_comb \FD|ALU|somaSub[19]~38 (
// Equation(s):
// \FD|ALU|somaSub[19]~38_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  & (\FD|ALU|somaSub[18]~37  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  & (!\FD|ALU|somaSub[18]~37 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  & (!\FD|ALU|somaSub[18]~37 
// )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  & ((\FD|ALU|somaSub[18]~37 ) # (GND)))))
// \FD|ALU|somaSub[19]~39  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19  & !\FD|ALU|somaSub[18]~37 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19  
// & ((!\FD|ALU|somaSub[18]~37 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[18]~37 ),
	.combout(\FD|ALU|somaSub[19]~38_combout ),
	.cout(\FD|ALU|somaSub[19]~39 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[19]~38 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N8
cycloneive_lcell_comb \FD|ALU|somaSub[20]~40 (
// Equation(s):
// \FD|ALU|somaSub[20]~40_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20  $ (!\FD|ALU|somaSub[19]~39 )))) # (GND)
// \FD|ALU|somaSub[20]~41  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20 ) # (!\FD|ALU|somaSub[19]~39 ))) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20  & (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20  & !\FD|ALU|somaSub[19]~39 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[19]~39 ),
	.combout(\FD|ALU|somaSub[20]~40_combout ),
	.cout(\FD|ALU|somaSub[20]~41 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[20]~40 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N10
cycloneive_lcell_comb \FD|ALU|somaSub[21]~42 (
// Equation(s):
// \FD|ALU|somaSub[21]~42_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  & (\FD|ALU|somaSub[20]~41  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  & (!\FD|ALU|somaSub[20]~41 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  & (!\FD|ALU|somaSub[20]~41 
// )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  & ((\FD|ALU|somaSub[20]~41 ) # (GND)))))
// \FD|ALU|somaSub[21]~43  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21  & !\FD|ALU|somaSub[20]~41 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21  
// & ((!\FD|ALU|somaSub[20]~41 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[20]~41 ),
	.combout(\FD|ALU|somaSub[21]~42_combout ),
	.cout(\FD|ALU|somaSub[21]~43 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[21]~42 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N12
cycloneive_lcell_comb \FD|ALU|somaSub[22]~44 (
// Equation(s):
// \FD|ALU|somaSub[22]~44_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22  $ (!\FD|ALU|somaSub[21]~43 )))) # (GND)
// \FD|ALU|somaSub[22]~45  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22 ) # (!\FD|ALU|somaSub[21]~43 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22  & !\FD|ALU|somaSub[21]~43 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[21]~43 ),
	.combout(\FD|ALU|somaSub[22]~44_combout ),
	.cout(\FD|ALU|somaSub[22]~45 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[22]~44 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N14
cycloneive_lcell_comb \FD|ALU|somaSub[23]~46 (
// Equation(s):
// \FD|ALU|somaSub[23]~46_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  & (\FD|ALU|somaSub[22]~45  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  & (!\FD|ALU|somaSub[22]~45 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  & (!\FD|ALU|somaSub[22]~45 
// )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  & ((\FD|ALU|somaSub[22]~45 ) # (GND)))))
// \FD|ALU|somaSub[23]~47  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23  & !\FD|ALU|somaSub[22]~45 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23  
// & ((!\FD|ALU|somaSub[22]~45 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[22]~45 ),
	.combout(\FD|ALU|somaSub[23]~46_combout ),
	.cout(\FD|ALU|somaSub[23]~47 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[23]~46 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N16
cycloneive_lcell_comb \FD|ALU|somaSub[24]~48 (
// Equation(s):
// \FD|ALU|somaSub[24]~48_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24  $ (!\FD|ALU|somaSub[23]~47 )))) # (GND)
// \FD|ALU|somaSub[24]~49  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24 ) # (!\FD|ALU|somaSub[23]~47 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24  & !\FD|ALU|somaSub[23]~47 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[23]~47 ),
	.combout(\FD|ALU|somaSub[24]~48_combout ),
	.cout(\FD|ALU|somaSub[24]~49 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[24]~48 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N18
cycloneive_lcell_comb \FD|ALU|somaSub[25]~50 (
// Equation(s):
// \FD|ALU|somaSub[25]~50_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  & (\FD|ALU|somaSub[24]~49  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  & (!\FD|ALU|somaSub[24]~49 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  & (!\FD|ALU|somaSub[24]~49 
// )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  & ((\FD|ALU|somaSub[24]~49 ) # (GND)))))
// \FD|ALU|somaSub[25]~51  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25  & !\FD|ALU|somaSub[24]~49 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25  
// & ((!\FD|ALU|somaSub[24]~49 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[24]~49 ),
	.combout(\FD|ALU|somaSub[25]~50_combout ),
	.cout(\FD|ALU|somaSub[25]~51 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[25]~50 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N20
cycloneive_lcell_comb \FD|ALU|somaSub[26]~52 (
// Equation(s):
// \FD|ALU|somaSub[26]~52_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26  $ (!\FD|ALU|somaSub[25]~51 )))) # (GND)
// \FD|ALU|somaSub[26]~53  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26 ) # (!\FD|ALU|somaSub[25]~51 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26  & !\FD|ALU|somaSub[25]~51 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[25]~51 ),
	.combout(\FD|ALU|somaSub[26]~52_combout ),
	.cout(\FD|ALU|somaSub[26]~53 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[26]~52 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N22
cycloneive_lcell_comb \FD|ALU|somaSub[27]~54 (
// Equation(s):
// \FD|ALU|somaSub[27]~54_combout  = (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  & (\FD|ALU|somaSub[26]~53  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  & (!\FD|ALU|somaSub[26]~53 )))) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  & (!\FD|ALU|somaSub[26]~53 
// )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  & ((\FD|ALU|somaSub[26]~53 ) # (GND)))))
// \FD|ALU|somaSub[27]~55  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27  & (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27  & !\FD|ALU|somaSub[26]~53 )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27  
// & ((!\FD|ALU|somaSub[26]~53 ) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[26]~53 ),
	.combout(\FD|ALU|somaSub[27]~54_combout ),
	.cout(\FD|ALU|somaSub[27]~55 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[27]~54 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N24
cycloneive_lcell_comb \FD|ALU|somaSub[28]~56 (
// Equation(s):
// \FD|ALU|somaSub[28]~56_combout  = ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28  $ (!\FD|ALU|somaSub[27]~55 )))) # (GND)
// \FD|ALU|somaSub[28]~57  = CARRY((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28  & ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28 ) # (!\FD|ALU|somaSub[27]~55 ))) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28  & (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28  & !\FD|ALU|somaSub[27]~55 )))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[27]~55 ),
	.combout(\FD|ALU|somaSub[28]~56_combout ),
	.cout(\FD|ALU|somaSub[28]~57 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[28]~56 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N26
cycloneive_lcell_comb \FD|ALU|somaSub[29]~58 (
// Equation(s):
// \FD|ALU|somaSub[29]~58_combout  = (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  & (\FD|ALU|somaSub[28]~57  & VCC)) # 
// (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  & (!\FD|ALU|somaSub[28]~57 )))) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  & (!\FD|ALU|somaSub[28]~57 
// )) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  & ((\FD|ALU|somaSub[28]~57 ) # (GND)))))
// \FD|ALU|somaSub[29]~59  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29  & (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29  & !\FD|ALU|somaSub[28]~57 )) # (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29  
// & ((!\FD|ALU|somaSub[28]~57 ) # (!\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29 ))))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[28]~57 ),
	.combout(\FD|ALU|somaSub[29]~58_combout ),
	.cout(\FD|ALU|somaSub[29]~59 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[29]~58 .lut_mask = 16'h9617;
defparam \FD|ALU|somaSub[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N28
cycloneive_lcell_comb \FD|ALU|somaSub[30]~60 (
// Equation(s):
// \FD|ALU|somaSub[30]~60_combout  = ((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30  $ (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30  $ (!\FD|ALU|somaSub[29]~59 )))) # (GND)
// \FD|ALU|somaSub[30]~61  = CARRY((\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30  & ((\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30 ) # (!\FD|ALU|somaSub[29]~59 ))) # 
// (!\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30  & (\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30  & !\FD|ALU|somaSub[29]~59 )))

	.dataa(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FD|ALU|somaSub[29]~59 ),
	.combout(\FD|ALU|somaSub[30]~60_combout ),
	.cout(\FD|ALU|somaSub[30]~61 ));
// synopsys translate_off
defparam \FD|ALU|somaSub[30]~60 .lut_mask = 16'h698E;
defparam \FD|ALU|somaSub[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N30
cycloneive_lcell_comb \FD|ALU|somaSub[31]~62 (
// Equation(s):
// \FD|ALU|somaSub[31]~62_combout  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a31  $ (\FD|ALU|somaSub[30]~61  $ (\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers_rtl_0|auto_generated|ram_block1a31 ),
	.cin(\FD|ALU|somaSub[30]~61 ),
	.combout(\FD|ALU|somaSub[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \FD|ALU|somaSub[31]~62 .lut_mask = 16'hA55A;
defparam \FD|ALU|somaSub[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N22
cycloneive_lcell_comb \FD|muxDepoisULA|X[31]~31 (
// Equation(s):
// \FD|muxDepoisULA|X[31]~31_combout  = (\FD|ALU|somaSub[31]~62_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[31]~62_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[31]~31 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N0
cycloneive_lcell_comb \FD|muxDepoisULA|X[30]~30 (
// Equation(s):
// \FD|muxDepoisULA|X[30]~30_combout  = (\FD|ALU|somaSub[30]~60_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[30]~60_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[30]~30 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N14
cycloneive_lcell_comb \FD|muxDepoisULA|X[29]~29 (
// Equation(s):
// \FD|muxDepoisULA|X[29]~29_combout  = (\FD|ALU|somaSub[29]~58_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[29]~58_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[29]~29 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N28
cycloneive_lcell_comb \FD|muxDepoisULA|X[28]~28 (
// Equation(s):
// \FD|muxDepoisULA|X[28]~28_combout  = (\FD|ALU|somaSub[28]~56_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[28]~56_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[28]~28 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N26
cycloneive_lcell_comb \FD|muxDepoisULA|X[27]~27 (
// Equation(s):
// \FD|muxDepoisULA|X[27]~27_combout  = (\FD|ALU|somaSub[27]~54_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[27]~54_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[27]~27 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N12
cycloneive_lcell_comb \FD|muxDepoisULA|X[26]~26 (
// Equation(s):
// \FD|muxDepoisULA|X[26]~26_combout  = (\FD|ALU|somaSub[26]~52_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[26]~52_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[26]~26 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N30
cycloneive_lcell_comb \FD|muxDepoisULA|X[25]~25 (
// Equation(s):
// \FD|muxDepoisULA|X[25]~25_combout  = (\FD|ALU|somaSub[25]~50_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[25]~50_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[25]~25 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[24]~24 (
// Equation(s):
// \FD|muxDepoisULA|X[24]~24_combout  = (\FD|ALU|somaSub[24]~48_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[24]~48_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[24]~24 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N18
cycloneive_lcell_comb \FD|muxDepoisULA|X[23]~23 (
// Equation(s):
// \FD|muxDepoisULA|X[23]~23_combout  = (\FD|ALU|somaSub[23]~46_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[23]~46_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[23]~23 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[22]~22 (
// Equation(s):
// \FD|muxDepoisULA|X[22]~22_combout  = (\FD|ALU|somaSub[22]~44_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[22]~44_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[22]~22 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N2
cycloneive_lcell_comb \FD|muxDepoisULA|X[21]~21 (
// Equation(s):
// \FD|muxDepoisULA|X[21]~21_combout  = (\FD|ALU|somaSub[21]~42_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[21]~42_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[21]~21 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N16
cycloneive_lcell_comb \FD|muxDepoisULA|X[20]~20 (
// Equation(s):
// \FD|muxDepoisULA|X[20]~20_combout  = (\FD|ALU|somaSub[20]~40_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[20]~40_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[20]~20 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N6
cycloneive_lcell_comb \FD|muxDepoisULA|X[19]~19 (
// Equation(s):
// \FD|muxDepoisULA|X[19]~19_combout  = (\FD|ALU|somaSub[19]~38_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[19]~38_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[19]~19 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N24
cycloneive_lcell_comb \FD|muxDepoisULA|X[18]~18 (
// Equation(s):
// \FD|muxDepoisULA|X[18]~18_combout  = (\FD|ALU|somaSub[18]~36_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[18]~36_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[18]~18 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N10
cycloneive_lcell_comb \FD|muxDepoisULA|X[17]~17 (
// Equation(s):
// \FD|muxDepoisULA|X[17]~17_combout  = (\FD|ALU|somaSub[17]~34_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[17]~34_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[17]~17 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N8
cycloneive_lcell_comb \FD|muxDepoisULA|X[16]~16 (
// Equation(s):
// \FD|muxDepoisULA|X[16]~16_combout  = (\FD|ALU|somaSub[16]~32_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datab(gnd),
	.datac(\FD|ALU|somaSub[16]~32_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[16]~16 .lut_mask = 16'h50F0;
defparam \FD|muxDepoisULA|X[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N22
cycloneive_lcell_comb \FD|muxDepoisULA|X[15]~15 (
// Equation(s):
// \FD|muxDepoisULA|X[15]~15_combout  = (\FD|ALU|somaSub[15]~30_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[15]~30_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[15]~15 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N24
cycloneive_lcell_comb \FD|muxDepoisULA|X[14]~14 (
// Equation(s):
// \FD|muxDepoisULA|X[14]~14_combout  = (\FD|ALU|somaSub[14]~28_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[14]~28_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[14]~14 .lut_mask = 16'h30F0;
defparam \FD|muxDepoisULA|X[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N2
cycloneive_lcell_comb \FD|muxDepoisULA|X[13]~13 (
// Equation(s):
// \FD|muxDepoisULA|X[13]~13_combout  = (\FD|ALU|somaSub[13]~26_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[13]~26_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[13]~13 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N12
cycloneive_lcell_comb \FD|muxDepoisULA|X[12]~12 (
// Equation(s):
// \FD|muxDepoisULA|X[12]~12_combout  = (\FD|ALU|somaSub[12]~24_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[12]~24_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[12]~12 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N30
cycloneive_lcell_comb \FD|muxDepoisULA|X[11]~11 (
// Equation(s):
// \FD|muxDepoisULA|X[11]~11_combout  = (\FD|ALU|somaSub[11]~22_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[11]~22_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[11]~11 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N8
cycloneive_lcell_comb \FD|muxDepoisULA|X[10]~10 (
// Equation(s):
// \FD|muxDepoisULA|X[10]~10_combout  = (\FD|ALU|somaSub[10]~20_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(\FD|ALU|somaSub[10]~20_combout ),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[10]~10 .lut_mask = 16'h0AAA;
defparam \FD|muxDepoisULA|X[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N18
cycloneive_lcell_comb \FD|muxDepoisULA|X[9]~9 (
// Equation(s):
// \FD|muxDepoisULA|X[9]~9_combout  = (\FD|ALU|somaSub[9]~18_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[9]~18_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[9]~9 .lut_mask = 16'h30F0;
defparam \FD|muxDepoisULA|X[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N4
cycloneive_lcell_comb \FD|muxDepoisULA|X[8]~8 (
// Equation(s):
// \FD|muxDepoisULA|X[8]~8_combout  = (\FD|ALU|somaSub[8]~16_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[8]~16_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[8]~8 .lut_mask = 16'h30F0;
defparam \FD|muxDepoisULA|X[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N10
cycloneive_lcell_comb \FD|muxDepoisULA|X[7]~7 (
// Equation(s):
// \FD|muxDepoisULA|X[7]~7_combout  = (\FD|ALU|somaSub[7]~14_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[7]~14_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[7]~7 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N20
cycloneive_lcell_comb \FD|muxDepoisULA|X[6]~6 (
// Equation(s):
// \FD|muxDepoisULA|X[6]~6_combout  = (\FD|ALU|somaSub[6]~12_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[6]~6 .lut_mask = 16'h7070;
defparam \FD|muxDepoisULA|X[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N26
cycloneive_lcell_comb \FD|muxDepoisULA|X[5]~5 (
// Equation(s):
// \FD|muxDepoisULA|X[5]~5_combout  = (\FD|ALU|somaSub[5]~10_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[5]~10_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[5]~5 .lut_mask = 16'h30F0;
defparam \FD|muxDepoisULA|X[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N0
cycloneive_lcell_comb \FD|muxDepoisULA|X[4]~4 (
// Equation(s):
// \FD|muxDepoisULA|X[4]~4_combout  = (\FD|ALU|somaSub[4]~8_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[4]~4 .lut_mask = 16'h7070;
defparam \FD|muxDepoisULA|X[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N6
cycloneive_lcell_comb \FD|muxDepoisULA|X[3]~3 (
// Equation(s):
// \FD|muxDepoisULA|X[3]~3_combout  = (\FD|ALU|somaSub[3]~6_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[3]~6_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[3]~3 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N14
cycloneive_lcell_comb \FD|muxDepoisULA|X[1]~1 (
// Equation(s):
// \FD|muxDepoisULA|X[1]~1_combout  = (\FD|ALU|somaSub[1]~2_combout  & ((!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ) # (!\FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [2]),
	.datab(gnd),
	.datac(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datad(\FD|ALU|somaSub[1]~2_combout ),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[1]~1 .lut_mask = 16'h5F00;
defparam \FD|muxDepoisULA|X[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N28
cycloneive_lcell_comb \FD|muxDepoisULA|X[0]~0 (
// Equation(s):
// \FD|muxDepoisULA|X[0]~0_combout  = (\FD|ALU|somaSub[0]~0_combout  & ((!\FD|PC|DOUT [2]) # (!\FD|Mem_Inst|MemoriaDeInstrucao~0_combout )))

	.dataa(gnd),
	.datab(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.datac(\FD|ALU|somaSub[0]~0_combout ),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\FD|muxDepoisULA|X[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|muxDepoisULA|X[0]~0 .lut_mask = 16'h30F0;
defparam \FD|muxDepoisULA|X[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N2
cycloneive_lcell_comb \FD|AndBEQ~0 (
// Equation(s):
// \FD|AndBEQ~0_combout  = (!\FD|ALU|somaSub[2]~4_combout  & (!\FD|ALU|somaSub[0]~0_combout  & (!\FD|ALU|somaSub[1]~2_combout  & !\FD|ALU|somaSub[3]~6_combout )))

	.dataa(\FD|ALU|somaSub[2]~4_combout ),
	.datab(\FD|ALU|somaSub[0]~0_combout ),
	.datac(\FD|ALU|somaSub[1]~2_combout ),
	.datad(\FD|ALU|somaSub[3]~6_combout ),
	.cin(gnd),
	.combout(\FD|AndBEQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|AndBEQ~0 .lut_mask = 16'h0001;
defparam \FD|AndBEQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N30
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~0 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~0_combout  = (!\FD|ALU|somaSub[7]~14_combout  & (!\FD|ALU|somaSub[6]~12_combout  & (!\FD|ALU|somaSub[5]~10_combout  & !\FD|ALU|somaSub[4]~8_combout )))

	.dataa(\FD|ALU|somaSub[7]~14_combout ),
	.datab(\FD|ALU|somaSub[6]~12_combout ),
	.datac(\FD|ALU|somaSub[5]~10_combout ),
	.datad(\FD|ALU|somaSub[4]~8_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~0 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N20
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~1 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~1_combout  = (!\FD|ALU|somaSub[8]~16_combout  & (!\FD|ALU|somaSub[10]~20_combout  & (!\FD|ALU|somaSub[11]~22_combout  & !\FD|ALU|somaSub[9]~18_combout )))

	.dataa(\FD|ALU|somaSub[8]~16_combout ),
	.datab(\FD|ALU|somaSub[10]~20_combout ),
	.datac(\FD|ALU|somaSub[11]~22_combout ),
	.datad(\FD|ALU|somaSub[9]~18_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~1 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N26
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~2 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~2_combout  = (!\FD|ALU|somaSub[13]~26_combout  & (!\FD|ALU|somaSub[14]~28_combout  & (!\FD|ALU|somaSub[12]~24_combout  & !\FD|ALU|somaSub[15]~30_combout )))

	.dataa(\FD|ALU|somaSub[13]~26_combout ),
	.datab(\FD|ALU|somaSub[14]~28_combout ),
	.datac(\FD|ALU|somaSub[12]~24_combout ),
	.datad(\FD|ALU|somaSub[15]~30_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~2 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N0
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~3 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~3_combout  = (!\FD|ALU|somaSub[17]~34_combout  & (!\FD|ALU|somaSub[16]~32_combout  & (!\FD|ALU|somaSub[19]~38_combout  & !\FD|ALU|somaSub[18]~36_combout )))

	.dataa(\FD|ALU|somaSub[17]~34_combout ),
	.datab(\FD|ALU|somaSub[16]~32_combout ),
	.datac(\FD|ALU|somaSub[19]~38_combout ),
	.datad(\FD|ALU|somaSub[18]~36_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~3 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N22
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~4 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~4_combout  = (\FD|comparadorDisplay|Equal0~0_combout  & (\FD|comparadorDisplay|Equal0~1_combout  & (\FD|comparadorDisplay|Equal0~2_combout  & \FD|comparadorDisplay|Equal0~3_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~0_combout ),
	.datab(\FD|comparadorDisplay|Equal0~1_combout ),
	.datac(\FD|comparadorDisplay|Equal0~2_combout ),
	.datad(\FD|comparadorDisplay|Equal0~3_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~4 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N0
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~5 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~5_combout  = (!\FD|ALU|somaSub[21]~42_combout  & (!\FD|ALU|somaSub[20]~40_combout  & (!\FD|ALU|somaSub[22]~44_combout  & !\FD|ALU|somaSub[23]~46_combout )))

	.dataa(\FD|ALU|somaSub[21]~42_combout ),
	.datab(\FD|ALU|somaSub[20]~40_combout ),
	.datac(\FD|ALU|somaSub[22]~44_combout ),
	.datad(\FD|ALU|somaSub[23]~46_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~5 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N4
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~6 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~6_combout  = (!\FD|ALU|somaSub[24]~48_combout  & (!\FD|ALU|somaSub[27]~54_combout  & (!\FD|ALU|somaSub[25]~50_combout  & !\FD|ALU|somaSub[26]~52_combout )))

	.dataa(\FD|ALU|somaSub[24]~48_combout ),
	.datab(\FD|ALU|somaSub[27]~54_combout ),
	.datac(\FD|ALU|somaSub[25]~50_combout ),
	.datad(\FD|ALU|somaSub[26]~52_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~6 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N18
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~7 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~7_combout  = (!\FD|ALU|somaSub[30]~60_combout  & (!\FD|ALU|somaSub[28]~56_combout  & (!\FD|ALU|somaSub[31]~62_combout  & !\FD|ALU|somaSub[29]~58_combout )))

	.dataa(\FD|ALU|somaSub[30]~60_combout ),
	.datab(\FD|ALU|somaSub[28]~56_combout ),
	.datac(\FD|ALU|somaSub[31]~62_combout ),
	.datad(\FD|ALU|somaSub[29]~58_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~7 .lut_mask = 16'h0001;
defparam \FD|comparadorDisplay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N16
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~8 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~8_combout  = (\FD|comparadorDisplay|Equal0~4_combout  & (\FD|comparadorDisplay|Equal0~5_combout  & (\FD|comparadorDisplay|Equal0~6_combout  & \FD|comparadorDisplay|Equal0~7_combout )))

	.dataa(\FD|comparadorDisplay|Equal0~4_combout ),
	.datab(\FD|comparadorDisplay|Equal0~5_combout ),
	.datac(\FD|comparadorDisplay|Equal0~6_combout ),
	.datad(\FD|comparadorDisplay|Equal0~7_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~8 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N24
cycloneive_lcell_comb \FD|AndBEQ~1 (
// Equation(s):
// \FD|AndBEQ~1_combout  = (\FD|AndBEQ~0_combout  & \FD|comparadorDisplay|Equal0~8_combout )

	.dataa(\FD|AndBEQ~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|comparadorDisplay|Equal0~8_combout ),
	.cin(gnd),
	.combout(\FD|AndBEQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|AndBEQ~1 .lut_mask = 16'hAA00;
defparam \FD|AndBEQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N2
cycloneive_lcell_comb \FD|AndBEQ (
// Equation(s):
// \FD|AndBEQ~combout  = ((!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [5] & !\FD|PC|DOUT [3]))) # (!\FD|AndBEQ~1_combout )

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|AndBEQ~1_combout ),
	.cin(gnd),
	.combout(\FD|AndBEQ~combout ),
	.cout());
// synopsys translate_off
defparam \FD|AndBEQ .lut_mask = 16'h01FF;
defparam \FD|AndBEQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y32_N13
dffeas \FD|PC|DOUT[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[5]~10_combout ),
	.asdata(\FD|add4toPC|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FD|AndBEQ~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[5] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N4
cycloneive_lcell_comb \FD|Mem_Inst|MemoriaDeInstrucao~0 (
// Equation(s):
// \FD|Mem_Inst|MemoriaDeInstrucao~0_combout  = (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [3] & !\FD|PC|DOUT [5]))

	.dataa(\FD|PC|DOUT [4]),
	.datab(gnd),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|Mem_Inst|MemoriaDeInstrucao~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_Inst|MemoriaDeInstrucao~0 .lut_mask = 16'h0005;
defparam \FD|Mem_Inst|MemoriaDeInstrucao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y32_N11
dffeas \FD|PC|DOUT[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[4]~8_combout ),
	.asdata(\FD|add4toPC|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FD|AndBEQ~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[4] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N28
cycloneive_lcell_comb \FD|Mem_Inst|MemoriaDeInstrucao~1 (
// Equation(s):
// \FD|Mem_Inst|MemoriaDeInstrucao~1_combout  = (!\FD|PC|DOUT [4] & (!\FD|PC|DOUT [2] & (!\FD|PC|DOUT [3] & !\FD|PC|DOUT [5])))

	.dataa(\FD|PC|DOUT [4]),
	.datab(\FD|PC|DOUT [2]),
	.datac(\FD|PC|DOUT [3]),
	.datad(\FD|PC|DOUT [5]),
	.cin(gnd),
	.combout(\FD|Mem_Inst|MemoriaDeInstrucao~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Mem_Inst|MemoriaDeInstrucao~1 .lut_mask = 16'h0001;
defparam \FD|Mem_Inst|MemoriaDeInstrucao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y32_N7
dffeas \FD|PC|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[2]~4_combout ),
	.asdata(\FD|add4toPC|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FD|AndBEQ~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[2] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y32_N9
dffeas \FD|PC|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FD|PC|DOUT[3]~6_combout ),
	.asdata(\FD|add4toPC|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FD|AndBEQ~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FD|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FD|PC|DOUT[3] .is_wysiwyg = "true";
defparam \FD|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N30
cycloneive_lcell_comb \UC|Equal2~0 (
// Equation(s):
// \UC|Equal2~0_combout  = (!\FD|PC|DOUT [3] & (!\FD|PC|DOUT [5] & (!\FD|PC|DOUT [4] & \FD|PC|DOUT [2])))

	.dataa(\FD|PC|DOUT [3]),
	.datab(\FD|PC|DOUT [5]),
	.datac(\FD|PC|DOUT [4]),
	.datad(\FD|PC|DOUT [2]),
	.cin(gnd),
	.combout(\UC|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|Equal2~0 .lut_mask = 16'h0100;
defparam \UC|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N0
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~9 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~9_combout  = (\FD|ALU|somaSub[0]~0_combout  & \FD|ALU|somaSub[1]~2_combout )

	.dataa(gnd),
	.datab(\FD|ALU|somaSub[0]~0_combout ),
	.datac(\FD|ALU|somaSub[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~9 .lut_mask = 16'hC0C0;
defparam \FD|comparadorDisplay|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N14
cycloneive_lcell_comb \FD|comparadorDisplay|Equal0~10 (
// Equation(s):
// \FD|comparadorDisplay|Equal0~10_combout  = (\FD|ALU|somaSub[3]~6_combout  & (\FD|comparadorDisplay|Equal0~9_combout  & (\FD|ALU|somaSub[2]~4_combout  & \FD|comparadorDisplay|Equal0~8_combout )))

	.dataa(\FD|ALU|somaSub[3]~6_combout ),
	.datab(\FD|comparadorDisplay|Equal0~9_combout ),
	.datac(\FD|ALU|somaSub[2]~4_combout ),
	.datad(\FD|comparadorDisplay|Equal0~8_combout ),
	.cin(gnd),
	.combout(\FD|comparadorDisplay|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \FD|comparadorDisplay|Equal0~10 .lut_mask = 16'h8000;
defparam \FD|comparadorDisplay|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N21
dffeas \registradosDisplay|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[3] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N1
dffeas \registradosDisplay|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[0] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N13
dffeas \registradosDisplay|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[2] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N3
dffeas \registradosDisplay|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[1] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N20
cycloneive_lcell_comb \display0|rascSaida7seg[0]~0 (
// Equation(s):
// \display0|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [2] $ (\registradosDisplay|DOUT [1])))) # (!\registradosDisplay|DOUT [3] & (!\registradosDisplay|DOUT [1] & 
// (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [2]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~0 .lut_mask = 16'h0894;
defparam \display0|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N6
cycloneive_lcell_comb \BTN_RST|Add0~0 (
// Equation(s):
// \BTN_RST|Add0~0_combout  = \BTN_RST|temp [25] $ (VCC)
// \BTN_RST|Add0~1  = CARRY(\BTN_RST|temp [25])

	.dataa(gnd),
	.datab(\BTN_RST|temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BTN_RST|Add0~0_combout ),
	.cout(\BTN_RST|Add0~1 ));
// synopsys translate_off
defparam \BTN_RST|Add0~0 .lut_mask = 16'h33CC;
defparam \BTN_RST|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N4
cycloneive_lcell_comb \BTN_RST|temp~8 (
// Equation(s):
// \BTN_RST|temp~8_combout  = (\BTN_RST|Add0~0_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~0_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~8 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y34_N5
dffeas \BTN_RST|temp[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[25] .is_wysiwyg = "true";
defparam \BTN_RST|temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N8
cycloneive_lcell_comb \BTN_RST|Add0~2 (
// Equation(s):
// \BTN_RST|Add0~2_combout  = (\BTN_RST|temp [24] & (!\BTN_RST|Add0~1 )) # (!\BTN_RST|temp [24] & ((\BTN_RST|Add0~1 ) # (GND)))
// \BTN_RST|Add0~3  = CARRY((!\BTN_RST|Add0~1 ) # (!\BTN_RST|temp [24]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~1 ),
	.combout(\BTN_RST|Add0~2_combout ),
	.cout(\BTN_RST|Add0~3 ));
// synopsys translate_off
defparam \BTN_RST|Add0~2 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N9
dffeas \BTN_RST|temp[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[24] .is_wysiwyg = "true";
defparam \BTN_RST|temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N10
cycloneive_lcell_comb \BTN_RST|Add0~4 (
// Equation(s):
// \BTN_RST|Add0~4_combout  = (\BTN_RST|temp [23] & (\BTN_RST|Add0~3  $ (GND))) # (!\BTN_RST|temp [23] & (!\BTN_RST|Add0~3  & VCC))
// \BTN_RST|Add0~5  = CARRY((\BTN_RST|temp [23] & !\BTN_RST|Add0~3 ))

	.dataa(\BTN_RST|temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~3 ),
	.combout(\BTN_RST|Add0~4_combout ),
	.cout(\BTN_RST|Add0~5 ));
// synopsys translate_off
defparam \BTN_RST|Add0~4 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N11
dffeas \BTN_RST|temp[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[23] .is_wysiwyg = "true";
defparam \BTN_RST|temp[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N12
cycloneive_lcell_comb \BTN_RST|Add0~6 (
// Equation(s):
// \BTN_RST|Add0~6_combout  = (\BTN_RST|temp [22] & (!\BTN_RST|Add0~5 )) # (!\BTN_RST|temp [22] & ((\BTN_RST|Add0~5 ) # (GND)))
// \BTN_RST|Add0~7  = CARRY((!\BTN_RST|Add0~5 ) # (!\BTN_RST|temp [22]))

	.dataa(\BTN_RST|temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~5 ),
	.combout(\BTN_RST|Add0~6_combout ),
	.cout(\BTN_RST|Add0~7 ));
// synopsys translate_off
defparam \BTN_RST|Add0~6 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N13
dffeas \BTN_RST|temp[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[22] .is_wysiwyg = "true";
defparam \BTN_RST|temp[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N14
cycloneive_lcell_comb \BTN_RST|Add0~8 (
// Equation(s):
// \BTN_RST|Add0~8_combout  = (\BTN_RST|temp [21] & (\BTN_RST|Add0~7  $ (GND))) # (!\BTN_RST|temp [21] & (!\BTN_RST|Add0~7  & VCC))
// \BTN_RST|Add0~9  = CARRY((\BTN_RST|temp [21] & !\BTN_RST|Add0~7 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~7 ),
	.combout(\BTN_RST|Add0~8_combout ),
	.cout(\BTN_RST|Add0~9 ));
// synopsys translate_off
defparam \BTN_RST|Add0~8 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N15
dffeas \BTN_RST|temp[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[21] .is_wysiwyg = "true";
defparam \BTN_RST|temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N16
cycloneive_lcell_comb \BTN_RST|Add0~10 (
// Equation(s):
// \BTN_RST|Add0~10_combout  = (\BTN_RST|temp [20] & (!\BTN_RST|Add0~9 )) # (!\BTN_RST|temp [20] & ((\BTN_RST|Add0~9 ) # (GND)))
// \BTN_RST|Add0~11  = CARRY((!\BTN_RST|Add0~9 ) # (!\BTN_RST|temp [20]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~9 ),
	.combout(\BTN_RST|Add0~10_combout ),
	.cout(\BTN_RST|Add0~11 ));
// synopsys translate_off
defparam \BTN_RST|Add0~10 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N17
dffeas \BTN_RST|temp[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[20] .is_wysiwyg = "true";
defparam \BTN_RST|temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N18
cycloneive_lcell_comb \BTN_RST|Add0~12 (
// Equation(s):
// \BTN_RST|Add0~12_combout  = (\BTN_RST|temp [19] & (\BTN_RST|Add0~11  $ (GND))) # (!\BTN_RST|temp [19] & (!\BTN_RST|Add0~11  & VCC))
// \BTN_RST|Add0~13  = CARRY((\BTN_RST|temp [19] & !\BTN_RST|Add0~11 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~11 ),
	.combout(\BTN_RST|Add0~12_combout ),
	.cout(\BTN_RST|Add0~13 ));
// synopsys translate_off
defparam \BTN_RST|Add0~12 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N19
dffeas \BTN_RST|temp[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[19] .is_wysiwyg = "true";
defparam \BTN_RST|temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N20
cycloneive_lcell_comb \BTN_RST|Add0~14 (
// Equation(s):
// \BTN_RST|Add0~14_combout  = (\BTN_RST|temp [18] & (!\BTN_RST|Add0~13 )) # (!\BTN_RST|temp [18] & ((\BTN_RST|Add0~13 ) # (GND)))
// \BTN_RST|Add0~15  = CARRY((!\BTN_RST|Add0~13 ) # (!\BTN_RST|temp [18]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~13 ),
	.combout(\BTN_RST|Add0~14_combout ),
	.cout(\BTN_RST|Add0~15 ));
// synopsys translate_off
defparam \BTN_RST|Add0~14 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N0
cycloneive_lcell_comb \BTN_RST|temp~0 (
// Equation(s):
// \BTN_RST|temp~0_combout  = (\BTN_RST|Add0~14_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~14_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~0 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N1
dffeas \BTN_RST|temp[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~0_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[18] .is_wysiwyg = "true";
defparam \BTN_RST|temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N22
cycloneive_lcell_comb \BTN_RST|Add0~16 (
// Equation(s):
// \BTN_RST|Add0~16_combout  = (\BTN_RST|temp [17] & (\BTN_RST|Add0~15  $ (GND))) # (!\BTN_RST|temp [17] & (!\BTN_RST|Add0~15  & VCC))
// \BTN_RST|Add0~17  = CARRY((\BTN_RST|temp [17] & !\BTN_RST|Add0~15 ))

	.dataa(\BTN_RST|temp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~15 ),
	.combout(\BTN_RST|Add0~16_combout ),
	.cout(\BTN_RST|Add0~17 ));
// synopsys translate_off
defparam \BTN_RST|Add0~16 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N23
dffeas \BTN_RST|temp[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[17] .is_wysiwyg = "true";
defparam \BTN_RST|temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N24
cycloneive_lcell_comb \BTN_RST|Add0~18 (
// Equation(s):
// \BTN_RST|Add0~18_combout  = (\BTN_RST|temp [16] & (!\BTN_RST|Add0~17 )) # (!\BTN_RST|temp [16] & ((\BTN_RST|Add0~17 ) # (GND)))
// \BTN_RST|Add0~19  = CARRY((!\BTN_RST|Add0~17 ) # (!\BTN_RST|temp [16]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~17 ),
	.combout(\BTN_RST|Add0~18_combout ),
	.cout(\BTN_RST|Add0~19 ));
// synopsys translate_off
defparam \BTN_RST|Add0~18 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N26
cycloneive_lcell_comb \BTN_RST|Add0~20 (
// Equation(s):
// \BTN_RST|Add0~20_combout  = (\BTN_RST|temp [15] & (\BTN_RST|Add0~19  $ (GND))) # (!\BTN_RST|temp [15] & (!\BTN_RST|Add0~19  & VCC))
// \BTN_RST|Add0~21  = CARRY((\BTN_RST|temp [15] & !\BTN_RST|Add0~19 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~19 ),
	.combout(\BTN_RST|Add0~20_combout ),
	.cout(\BTN_RST|Add0~21 ));
// synopsys translate_off
defparam \BTN_RST|Add0~20 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N2
cycloneive_lcell_comb \BTN_RST|temp~2 (
// Equation(s):
// \BTN_RST|temp~2_combout  = (\BTN_RST|Add0~20_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~6_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~6_combout ),
	.datac(\BTN_RST|Add0~20_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~2 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N3
dffeas \BTN_RST|temp[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~2_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[15] .is_wysiwyg = "true";
defparam \BTN_RST|temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N28
cycloneive_lcell_comb \BTN_RST|Add0~22 (
// Equation(s):
// \BTN_RST|Add0~22_combout  = (\BTN_RST|temp [14] & (!\BTN_RST|Add0~21 )) # (!\BTN_RST|temp [14] & ((\BTN_RST|Add0~21 ) # (GND)))
// \BTN_RST|Add0~23  = CARRY((!\BTN_RST|Add0~21 ) # (!\BTN_RST|temp [14]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~21 ),
	.combout(\BTN_RST|Add0~22_combout ),
	.cout(\BTN_RST|Add0~23 ));
// synopsys translate_off
defparam \BTN_RST|Add0~22 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y34_N29
dffeas \BTN_RST|temp[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[14] .is_wysiwyg = "true";
defparam \BTN_RST|temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N30
cycloneive_lcell_comb \BTN_RST|Add0~24 (
// Equation(s):
// \BTN_RST|Add0~24_combout  = (\BTN_RST|temp [13] & (\BTN_RST|Add0~23  $ (GND))) # (!\BTN_RST|temp [13] & (!\BTN_RST|Add0~23  & VCC))
// \BTN_RST|Add0~25  = CARRY((\BTN_RST|temp [13] & !\BTN_RST|Add0~23 ))

	.dataa(\BTN_RST|temp [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~23 ),
	.combout(\BTN_RST|Add0~24_combout ),
	.cout(\BTN_RST|Add0~25 ));
// synopsys translate_off
defparam \BTN_RST|Add0~24 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N16
cycloneive_lcell_comb \BTN_RST|temp~3 (
// Equation(s):
// \BTN_RST|temp~3_combout  = (\BTN_RST|Add0~24_combout  & (((!\BTN_RST|Equal0~5_combout ) # (!\BTN_RST|Equal0~7_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~7_combout ),
	.datac(\BTN_RST|Add0~24_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~3 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N17
dffeas \BTN_RST|temp[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~3_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[13] .is_wysiwyg = "true";
defparam \BTN_RST|temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N0
cycloneive_lcell_comb \BTN_RST|Add0~26 (
// Equation(s):
// \BTN_RST|Add0~26_combout  = (\BTN_RST|temp [12] & (!\BTN_RST|Add0~25 )) # (!\BTN_RST|temp [12] & ((\BTN_RST|Add0~25 ) # (GND)))
// \BTN_RST|Add0~27  = CARRY((!\BTN_RST|Add0~25 ) # (!\BTN_RST|temp [12]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~25 ),
	.combout(\BTN_RST|Add0~26_combout ),
	.cout(\BTN_RST|Add0~27 ));
// synopsys translate_off
defparam \BTN_RST|Add0~26 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N1
dffeas \BTN_RST|temp[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[12] .is_wysiwyg = "true";
defparam \BTN_RST|temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N2
cycloneive_lcell_comb \BTN_RST|Add0~28 (
// Equation(s):
// \BTN_RST|Add0~28_combout  = (\BTN_RST|temp [11] & (\BTN_RST|Add0~27  $ (GND))) # (!\BTN_RST|temp [11] & (!\BTN_RST|Add0~27  & VCC))
// \BTN_RST|Add0~29  = CARRY((\BTN_RST|temp [11] & !\BTN_RST|Add0~27 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~27 ),
	.combout(\BTN_RST|Add0~28_combout ),
	.cout(\BTN_RST|Add0~29 ));
// synopsys translate_off
defparam \BTN_RST|Add0~28 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N3
dffeas \BTN_RST|temp[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[11] .is_wysiwyg = "true";
defparam \BTN_RST|temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N4
cycloneive_lcell_comb \BTN_RST|Add0~30 (
// Equation(s):
// \BTN_RST|Add0~30_combout  = (\BTN_RST|temp [10] & (!\BTN_RST|Add0~29 )) # (!\BTN_RST|temp [10] & ((\BTN_RST|Add0~29 ) # (GND)))
// \BTN_RST|Add0~31  = CARRY((!\BTN_RST|Add0~29 ) # (!\BTN_RST|temp [10]))

	.dataa(\BTN_RST|temp [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~29 ),
	.combout(\BTN_RST|Add0~30_combout ),
	.cout(\BTN_RST|Add0~31 ));
// synopsys translate_off
defparam \BTN_RST|Add0~30 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N0
cycloneive_lcell_comb \BTN_RST|temp~4 (
// Equation(s):
// \BTN_RST|temp~4_combout  = (\BTN_RST|Add0~30_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~7_combout )) # (!\BTN_RST|Equal0~5_combout )))

	.dataa(\BTN_RST|Equal0~5_combout ),
	.datab(\BTN_RST|Equal0~7_combout ),
	.datac(\BTN_RST|Equal0~6_combout ),
	.datad(\BTN_RST|Add0~30_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~4 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N1
dffeas \BTN_RST|temp[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~4_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[10] .is_wysiwyg = "true";
defparam \BTN_RST|temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N6
cycloneive_lcell_comb \BTN_RST|Add0~32 (
// Equation(s):
// \BTN_RST|Add0~32_combout  = (\BTN_RST|temp [9] & (\BTN_RST|Add0~31  $ (GND))) # (!\BTN_RST|temp [9] & (!\BTN_RST|Add0~31  & VCC))
// \BTN_RST|Add0~33  = CARRY((\BTN_RST|temp [9] & !\BTN_RST|Add0~31 ))

	.dataa(\BTN_RST|temp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~31 ),
	.combout(\BTN_RST|Add0~32_combout ),
	.cout(\BTN_RST|Add0~33 ));
// synopsys translate_off
defparam \BTN_RST|Add0~32 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N7
dffeas \BTN_RST|temp[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[9] .is_wysiwyg = "true";
defparam \BTN_RST|temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N8
cycloneive_lcell_comb \BTN_RST|Add0~34 (
// Equation(s):
// \BTN_RST|Add0~34_combout  = (\BTN_RST|temp [8] & (!\BTN_RST|Add0~33 )) # (!\BTN_RST|temp [8] & ((\BTN_RST|Add0~33 ) # (GND)))
// \BTN_RST|Add0~35  = CARRY((!\BTN_RST|Add0~33 ) # (!\BTN_RST|temp [8]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~33 ),
	.combout(\BTN_RST|Add0~34_combout ),
	.cout(\BTN_RST|Add0~35 ));
// synopsys translate_off
defparam \BTN_RST|Add0~34 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N9
dffeas \BTN_RST|temp[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[8] .is_wysiwyg = "true";
defparam \BTN_RST|temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N10
cycloneive_lcell_comb \BTN_RST|Add0~36 (
// Equation(s):
// \BTN_RST|Add0~36_combout  = (\BTN_RST|temp [7] & (\BTN_RST|Add0~35  $ (GND))) # (!\BTN_RST|temp [7] & (!\BTN_RST|Add0~35  & VCC))
// \BTN_RST|Add0~37  = CARRY((\BTN_RST|temp [7] & !\BTN_RST|Add0~35 ))

	.dataa(\BTN_RST|temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~35 ),
	.combout(\BTN_RST|Add0~36_combout ),
	.cout(\BTN_RST|Add0~37 ));
// synopsys translate_off
defparam \BTN_RST|Add0~36 .lut_mask = 16'hA50A;
defparam \BTN_RST|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N11
dffeas \BTN_RST|temp[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[7] .is_wysiwyg = "true";
defparam \BTN_RST|temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N12
cycloneive_lcell_comb \BTN_RST|Add0~38 (
// Equation(s):
// \BTN_RST|Add0~38_combout  = (\BTN_RST|temp [6] & (!\BTN_RST|Add0~37 )) # (!\BTN_RST|temp [6] & ((\BTN_RST|Add0~37 ) # (GND)))
// \BTN_RST|Add0~39  = CARRY((!\BTN_RST|Add0~37 ) # (!\BTN_RST|temp [6]))

	.dataa(\BTN_RST|temp [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~37 ),
	.combout(\BTN_RST|Add0~38_combout ),
	.cout(\BTN_RST|Add0~39 ));
// synopsys translate_off
defparam \BTN_RST|Add0~38 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N26
cycloneive_lcell_comb \BTN_RST|temp~5 (
// Equation(s):
// \BTN_RST|temp~5_combout  = (\BTN_RST|Add0~38_combout  & (((!\BTN_RST|Equal0~7_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~7_combout ),
	.datad(\BTN_RST|Add0~38_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~5 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N27
dffeas \BTN_RST|temp[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~5_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[6] .is_wysiwyg = "true";
defparam \BTN_RST|temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N14
cycloneive_lcell_comb \BTN_RST|Add0~40 (
// Equation(s):
// \BTN_RST|Add0~40_combout  = (\BTN_RST|temp [5] & (\BTN_RST|Add0~39  $ (GND))) # (!\BTN_RST|temp [5] & (!\BTN_RST|Add0~39  & VCC))
// \BTN_RST|Add0~41  = CARRY((\BTN_RST|temp [5] & !\BTN_RST|Add0~39 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~39 ),
	.combout(\BTN_RST|Add0~40_combout ),
	.cout(\BTN_RST|Add0~41 ));
// synopsys translate_off
defparam \BTN_RST|Add0~40 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N16
cycloneive_lcell_comb \BTN_RST|Add0~42 (
// Equation(s):
// \BTN_RST|Add0~42_combout  = (\BTN_RST|temp [4] & (!\BTN_RST|Add0~41 )) # (!\BTN_RST|temp [4] & ((\BTN_RST|Add0~41 ) # (GND)))
// \BTN_RST|Add0~43  = CARRY((!\BTN_RST|Add0~41 ) # (!\BTN_RST|temp [4]))

	.dataa(gnd),
	.datab(\BTN_RST|temp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~41 ),
	.combout(\BTN_RST|Add0~42_combout ),
	.cout(\BTN_RST|Add0~43 ));
// synopsys translate_off
defparam \BTN_RST|Add0~42 .lut_mask = 16'h3C3F;
defparam \BTN_RST|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N17
dffeas \BTN_RST|temp[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[4] .is_wysiwyg = "true";
defparam \BTN_RST|temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N18
cycloneive_lcell_comb \BTN_RST|Add0~44 (
// Equation(s):
// \BTN_RST|Add0~44_combout  = (\BTN_RST|temp [3] & (\BTN_RST|Add0~43  $ (GND))) # (!\BTN_RST|temp [3] & (!\BTN_RST|Add0~43  & VCC))
// \BTN_RST|Add0~45  = CARRY((\BTN_RST|temp [3] & !\BTN_RST|Add0~43 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~43 ),
	.combout(\BTN_RST|Add0~44_combout ),
	.cout(\BTN_RST|Add0~45 ));
// synopsys translate_off
defparam \BTN_RST|Add0~44 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N19
dffeas \BTN_RST|temp[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[3] .is_wysiwyg = "true";
defparam \BTN_RST|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N20
cycloneive_lcell_comb \BTN_RST|Add0~46 (
// Equation(s):
// \BTN_RST|Add0~46_combout  = (\BTN_RST|temp [2] & (!\BTN_RST|Add0~45 )) # (!\BTN_RST|temp [2] & ((\BTN_RST|Add0~45 ) # (GND)))
// \BTN_RST|Add0~47  = CARRY((!\BTN_RST|Add0~45 ) # (!\BTN_RST|temp [2]))

	.dataa(\BTN_RST|temp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~45 ),
	.combout(\BTN_RST|Add0~46_combout ),
	.cout(\BTN_RST|Add0~47 ));
// synopsys translate_off
defparam \BTN_RST|Add0~46 .lut_mask = 16'h5A5F;
defparam \BTN_RST|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N22
cycloneive_lcell_comb \BTN_RST|Add0~48 (
// Equation(s):
// \BTN_RST|Add0~48_combout  = (\BTN_RST|temp [1] & (\BTN_RST|Add0~47  $ (GND))) # (!\BTN_RST|temp [1] & (!\BTN_RST|Add0~47  & VCC))
// \BTN_RST|Add0~49  = CARRY((\BTN_RST|temp [1] & !\BTN_RST|Add0~47 ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BTN_RST|Add0~47 ),
	.combout(\BTN_RST|Add0~48_combout ),
	.cout(\BTN_RST|Add0~49 ));
// synopsys translate_off
defparam \BTN_RST|Add0~48 .lut_mask = 16'hC30C;
defparam \BTN_RST|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N23
dffeas \BTN_RST|temp[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[1] .is_wysiwyg = "true";
defparam \BTN_RST|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N24
cycloneive_lcell_comb \BTN_RST|Add0~50 (
// Equation(s):
// \BTN_RST|Add0~50_combout  = \BTN_RST|Add0~49  $ (\BTN_RST|temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|temp [0]),
	.cin(\BTN_RST|Add0~49 ),
	.combout(\BTN_RST|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Add0~50 .lut_mask = 16'h0FF0;
defparam \BTN_RST|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N25
dffeas \BTN_RST|temp[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[0] .is_wysiwyg = "true";
defparam \BTN_RST|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N26
cycloneive_lcell_comb \BTN_RST|Equal0~2 (
// Equation(s):
// \BTN_RST|Equal0~2_combout  = (!\BTN_RST|temp [0] & (!\BTN_RST|temp [20] & (!\BTN_RST|temp [7] & !\BTN_RST|temp [3])))

	.dataa(\BTN_RST|temp [0]),
	.datab(\BTN_RST|temp [20]),
	.datac(\BTN_RST|temp [7]),
	.datad(\BTN_RST|temp [3]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~2 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N2
cycloneive_lcell_comb \BTN_RST|Equal0~0 (
// Equation(s):
// \BTN_RST|Equal0~0_combout  = (!\BTN_RST|temp [11] & (!\BTN_RST|temp [21] & (!\BTN_RST|temp [14] & !\BTN_RST|temp [12])))

	.dataa(\BTN_RST|temp [11]),
	.datab(\BTN_RST|temp [21]),
	.datac(\BTN_RST|temp [14]),
	.datad(\BTN_RST|temp [12]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N24
cycloneive_lcell_comb \BTN_RST|Equal0~3 (
// Equation(s):
// \BTN_RST|Equal0~3_combout  = (!\BTN_RST|temp [25] & (!\BTN_RST|temp [24] & (!\BTN_RST|temp [22] & !\BTN_RST|temp [23])))

	.dataa(\BTN_RST|temp [25]),
	.datab(\BTN_RST|temp [24]),
	.datac(\BTN_RST|temp [22]),
	.datad(\BTN_RST|temp [23]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~3 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N14
cycloneive_lcell_comb \BTN_RST|Equal0~4 (
// Equation(s):
// \BTN_RST|Equal0~4_combout  = (!\BTN_RST|temp [4] & (!\BTN_RST|temp [1] & \BTN_RST|Equal0~3_combout ))

	.dataa(gnd),
	.datab(\BTN_RST|temp [4]),
	.datac(\BTN_RST|temp [1]),
	.datad(\BTN_RST|Equal0~3_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~4 .lut_mask = 16'h0300;
defparam \BTN_RST|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N28
cycloneive_lcell_comb \BTN_RST|Equal0~1 (
// Equation(s):
// \BTN_RST|Equal0~1_combout  = (!\BTN_RST|temp [19] & (!\BTN_RST|temp [17] & (!\BTN_RST|temp [8] & !\BTN_RST|temp [9])))

	.dataa(\BTN_RST|temp [19]),
	.datab(\BTN_RST|temp [17]),
	.datac(\BTN_RST|temp [8]),
	.datad(\BTN_RST|temp [9]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N20
cycloneive_lcell_comb \BTN_RST|Equal0~5 (
// Equation(s):
// \BTN_RST|Equal0~5_combout  = (\BTN_RST|Equal0~2_combout  & (\BTN_RST|Equal0~0_combout  & (\BTN_RST|Equal0~4_combout  & \BTN_RST|Equal0~1_combout )))

	.dataa(\BTN_RST|Equal0~2_combout ),
	.datab(\BTN_RST|Equal0~0_combout ),
	.datac(\BTN_RST|Equal0~4_combout ),
	.datad(\BTN_RST|Equal0~1_combout ),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~5 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N6
cycloneive_lcell_comb \BTN_RST|temp~1 (
// Equation(s):
// \BTN_RST|temp~1_combout  = (\BTN_RST|Add0~18_combout  & (((!\BTN_RST|Equal0~7_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~7_combout ),
	.datad(\BTN_RST|Add0~18_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~1 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N7
dffeas \BTN_RST|temp[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~1_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[16] .is_wysiwyg = "true";
defparam \BTN_RST|temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N30
cycloneive_lcell_comb \BTN_RST|Equal0~6 (
// Equation(s):
// \BTN_RST|Equal0~6_combout  = (\BTN_RST|temp [16] & (\BTN_RST|temp [13] & (\BTN_RST|temp [18] & \BTN_RST|temp [15])))

	.dataa(\BTN_RST|temp [16]),
	.datab(\BTN_RST|temp [13]),
	.datac(\BTN_RST|temp [18]),
	.datad(\BTN_RST|temp [15]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~6 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N30
cycloneive_lcell_comb \BTN_RST|temp~7 (
// Equation(s):
// \BTN_RST|temp~7_combout  = (\BTN_RST|Add0~46_combout  & (((!\BTN_RST|Equal0~7_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~6_combout )))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Equal0~7_combout ),
	.datad(\BTN_RST|Add0~46_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~7 .lut_mask = 16'h7F00;
defparam \BTN_RST|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N31
dffeas \BTN_RST|temp[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~7_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[2] .is_wysiwyg = "true";
defparam \BTN_RST|temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N8
cycloneive_lcell_comb \BTN_RST|Equal0~7 (
// Equation(s):
// \BTN_RST|Equal0~7_combout  = (\BTN_RST|temp [2] & (\BTN_RST|temp [10] & (\BTN_RST|temp [6] & \BTN_RST|temp [5])))

	.dataa(\BTN_RST|temp [2]),
	.datab(\BTN_RST|temp [10]),
	.datac(\BTN_RST|temp [6]),
	.datad(\BTN_RST|temp [5]),
	.cin(gnd),
	.combout(\BTN_RST|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal0~7 .lut_mask = 16'h8000;
defparam \BTN_RST|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N28
cycloneive_lcell_comb \BTN_RST|temp~6 (
// Equation(s):
// \BTN_RST|temp~6_combout  = (\BTN_RST|Add0~40_combout  & (((!\BTN_RST|Equal0~6_combout ) # (!\BTN_RST|Equal0~5_combout )) # (!\BTN_RST|Equal0~7_combout )))

	.dataa(\BTN_RST|Equal0~7_combout ),
	.datab(\BTN_RST|Equal0~5_combout ),
	.datac(\BTN_RST|Add0~40_combout ),
	.datad(\BTN_RST|Equal0~6_combout ),
	.cin(gnd),
	.combout(\BTN_RST|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|temp~6 .lut_mask = 16'h70F0;
defparam \BTN_RST|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N29
dffeas \BTN_RST|temp[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|temp~6_combout ),
	.asdata(vcc),
	.clrn(!\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|temp[5] .is_wysiwyg = "true";
defparam \BTN_RST|temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N12
cycloneive_lcell_comb \BTN_RST|Equal1~1 (
// Equation(s):
// \BTN_RST|Equal1~1_combout  = (!\BTN_RST|temp [5] & (!\BTN_RST|temp [10] & (!\BTN_RST|temp [6] & !\BTN_RST|temp [2])))

	.dataa(\BTN_RST|temp [5]),
	.datab(\BTN_RST|temp [10]),
	.datac(\BTN_RST|temp [6]),
	.datad(\BTN_RST|temp [2]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~1 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N18
cycloneive_lcell_comb \BTN_RST|Equal1~0 (
// Equation(s):
// \BTN_RST|Equal1~0_combout  = (!\BTN_RST|temp [16] & (!\BTN_RST|temp [13] & (!\BTN_RST|temp [18] & !\BTN_RST|temp [15])))

	.dataa(\BTN_RST|temp [16]),
	.datab(\BTN_RST|temp [13]),
	.datac(\BTN_RST|temp [18]),
	.datad(\BTN_RST|temp [15]),
	.cin(gnd),
	.combout(\BTN_RST|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|Equal1~0 .lut_mask = 16'h0001;
defparam \BTN_RST|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N22
cycloneive_lcell_comb \BTN_RST|output~0 (
// Equation(s):
// \BTN_RST|output~0_combout  = (\BTN_RST|Equal0~6_combout  & (\BTN_RST|output [0] & \BTN_RST|Equal0~7_combout ))

	.dataa(\BTN_RST|Equal0~6_combout ),
	.datab(\BTN_RST|output [0]),
	.datac(\BTN_RST|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BTN_RST|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~0 .lut_mask = 16'h8080;
defparam \BTN_RST|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N4
cycloneive_lcell_comb \BTN_RST|output~1 (
// Equation(s):
// \BTN_RST|output~1_combout  = (\BTN_RST|Equal0~5_combout  & ((\BTN_RST|output~0_combout ) # ((\BTN_RST|Equal1~1_combout  & \BTN_RST|Equal1~0_combout ))))

	.dataa(\BTN_RST|Equal1~1_combout ),
	.datab(\BTN_RST|Equal1~0_combout ),
	.datac(\BTN_RST|output~0_combout ),
	.datad(\BTN_RST|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BTN_RST|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \BTN_RST|output~1 .lut_mask = 16'hF800;
defparam \BTN_RST|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N5
dffeas \BTN_RST|output[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BTN_RST|output~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BTN_RST|output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BTN_RST|output[0] .is_wysiwyg = "true";
defparam \BTN_RST|output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N24
cycloneive_lcell_comb \display0|rascSaida7seg[0]~1 (
// Equation(s):
// \display0|rascSaida7seg[0]~1_combout  = (\display0|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output [0])

	.dataa(\display0|rascSaida7seg[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[0]~1 .lut_mask = 16'hFFAA;
defparam \display0|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N30
cycloneive_lcell_comb \display0|rascSaida7seg[1]~2 (
// Equation(s):
// \display0|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [3] & ((\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [1]))) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [2])))) # (!\registradosDisplay|DOUT [3] & 
// (\registradosDisplay|DOUT [2] & (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [1]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~2 .lut_mask = 16'hB860;
defparam \display0|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N30
cycloneive_lcell_comb \display0|rascSaida7seg[1]~3 (
// Equation(s):
// \display0|rascSaida7seg[1]~3_combout  = (\display0|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[1]~2_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N12
cycloneive_lcell_comb \display0|rascSaida7seg[2]~4 (
// Equation(s):
// \display0|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [0] & (!\registradosDisplay|DOUT [1] & \registradosDisplay|DOUT [3])) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [1] & !\registradosDisplay|DOUT [3]))

	.dataa(gnd),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [1]),
	.datad(\registradosDisplay|DOUT [3]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~4 .lut_mask = 16'h0C30;
defparam \display0|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N2
cycloneive_lcell_comb \display0|rascSaida7seg[2]~5 (
// Equation(s):
// \display0|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\display0|rascSaida7seg[2]~4_combout  & (!\registradosDisplay|DOUT [2] & !\registradosDisplay|DOUT [3])) # (!\display0|rascSaida7seg[2]~4_combout  & (\registradosDisplay|DOUT [2] & 
// \registradosDisplay|DOUT [3])))

	.dataa(\display0|rascSaida7seg[2]~4_combout ),
	.datab(\registradosDisplay|DOUT [2]),
	.datac(\registradosDisplay|DOUT [3]),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[2]~5 .lut_mask = 16'hFF42;
defparam \display0|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N28
cycloneive_lcell_comb \display0|rascSaida7seg[3]~6 (
// Equation(s):
// \display0|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [2]))) # (!\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [3] & !\registradosDisplay|DOUT [2])))) # 
// (!\registradosDisplay|DOUT [1] & (!\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [0] $ (\registradosDisplay|DOUT [2]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display0|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N26
cycloneive_lcell_comb \display0|rascSaida7seg[3]~7 (
// Equation(s):
// \display0|rascSaida7seg[3]~7_combout  = (\display0|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display0|rascSaida7seg[3]~6_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[3]~7 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N4
cycloneive_lcell_comb \display0|rascSaida7seg[4]~8 (
// Equation(s):
// \display0|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [1] & (!\registradosDisplay|DOUT [3] & (\registradosDisplay|DOUT [0]))) # (!\registradosDisplay|DOUT [1] & ((\registradosDisplay|DOUT [2] & (!\registradosDisplay|DOUT [3])) # 
// (!\registradosDisplay|DOUT [2] & ((\registradosDisplay|DOUT [0])))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~8 .lut_mask = 16'h445C;
defparam \display0|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N6
cycloneive_lcell_comb \display0|rascSaida7seg[4]~9 (
// Equation(s):
// \display0|rascSaida7seg[4]~9_combout  = (\display0|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[4]~8_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display0|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N24
cycloneive_lcell_comb \display0|rascSaida7seg[5]~10 (
// Equation(s):
// \display0|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [0] & (\registradosDisplay|DOUT [3] $ (((\registradosDisplay|DOUT [1]) # (!\registradosDisplay|DOUT [2]))))) # (!\registradosDisplay|DOUT [0] & (!\registradosDisplay|DOUT [3] & 
// (!\registradosDisplay|DOUT [2] & \registradosDisplay|DOUT [1])))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~10 .lut_mask = 16'h4584;
defparam \display0|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N22
cycloneive_lcell_comb \display0|rascSaida7seg[5]~11 (
// Equation(s):
// \display0|rascSaida7seg[5]~11_combout  = (\display0|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display0|rascSaida7seg[5]~10_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[5]~11 .lut_mask = 16'hFFCC;
defparam \display0|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N8
cycloneive_lcell_comb \display0|rascSaida7seg[6]~12 (
// Equation(s):
// \display0|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [3]) # (\registradosDisplay|DOUT [2] $ (\registradosDisplay|DOUT [1])))) # (!\registradosDisplay|DOUT [0] & ((\registradosDisplay|DOUT [1]) # 
// (\registradosDisplay|DOUT [3] $ (\registradosDisplay|DOUT [2]))))

	.dataa(\registradosDisplay|DOUT [3]),
	.datab(\registradosDisplay|DOUT [0]),
	.datac(\registradosDisplay|DOUT [2]),
	.datad(\registradosDisplay|DOUT [1]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~12 .lut_mask = 16'hBFDA;
defparam \display0|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N14
cycloneive_lcell_comb \display0|rascSaida7seg[6]~13 (
// Equation(s):
// \display0|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display0|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\display0|rascSaida7seg[6]~12_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display0|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display0|rascSaida7seg[6]~13 .lut_mask = 16'hFF0F;
defparam \display0|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N29
dffeas \registradosDisplay|DOUT[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[7] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N25
dffeas \registradosDisplay|DOUT[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[6] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N27
dffeas \registradosDisplay|DOUT[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[4] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N9
dffeas \registradosDisplay|DOUT[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[5] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N24
cycloneive_lcell_comb \display1|rascSaida7seg[0]~0 (
// Equation(s):
// \display1|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [7] & (\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [7] & (!\registradosDisplay|DOUT [5] & 
// (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~0 .lut_mask = 16'h2094;
defparam \display1|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N26
cycloneive_lcell_comb \display1|rascSaida7seg[0]~1 (
// Equation(s):
// \display1|rascSaida7seg[0]~1_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[0]~0_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N28
cycloneive_lcell_comb \display1|rascSaida7seg[1]~2 (
// Equation(s):
// \display1|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [7] & ((\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [5]))) # (!\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [6])))) # (!\registradosDisplay|DOUT [7] & 
// (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] $ (\registradosDisplay|DOUT [5]))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~2 .lut_mask = 16'hAC48;
defparam \display1|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N14
cycloneive_lcell_comb \display1|rascSaida7seg[1]~3 (
// Equation(s):
// \display1|rascSaida7seg[1]~3_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[1]~2_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N20
cycloneive_lcell_comb \display1|rascSaida7seg[2]~4 (
// Equation(s):
// \display1|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [7] & !\registradosDisplay|DOUT [5])) # (!\registradosDisplay|DOUT [4] & (!\registradosDisplay|DOUT [7] & \registradosDisplay|DOUT [5]))

	.dataa(\registradosDisplay|DOUT [4]),
	.datab(gnd),
	.datac(\registradosDisplay|DOUT [7]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~4 .lut_mask = 16'h05A0;
defparam \display1|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N22
cycloneive_lcell_comb \display1|rascSaida7seg[2]~5 (
// Equation(s):
// \display1|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [7] & !\display1|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7] & 
// \display1|rascSaida7seg[2]~4_combout )))

	.dataa(\BTN_RST|output [0]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [7]),
	.datad(\display1|rascSaida7seg[2]~4_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[2]~5 .lut_mask = 16'hABEA;
defparam \display1|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N8
cycloneive_lcell_comb \display1|rascSaida7seg[3]~6 (
// Equation(s):
// \display1|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & ((\registradosDisplay|DOUT [4]))) # (!\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [7] & !\registradosDisplay|DOUT [4])))) # 
// (!\registradosDisplay|DOUT [5] & (!\registradosDisplay|DOUT [7] & (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [4]))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~6 .lut_mask = 16'hC214;
defparam \display1|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N30
cycloneive_lcell_comb \display1|rascSaida7seg[3]~7 (
// Equation(s):
// \display1|rascSaida7seg[3]~7_combout  = (\display1|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display1|rascSaida7seg[3]~6_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[3]~7 .lut_mask = 16'hFCFC;
defparam \display1|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N4
cycloneive_lcell_comb \display1|rascSaida7seg[4]~8 (
// Equation(s):
// \display1|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [5] & (!\registradosDisplay|DOUT [7] & ((\registradosDisplay|DOUT [4])))) # (!\registradosDisplay|DOUT [5] & ((\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7])) # 
// (!\registradosDisplay|DOUT [6] & ((\registradosDisplay|DOUT [4])))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~8 .lut_mask = 16'h5074;
defparam \display1|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N10
cycloneive_lcell_comb \display1|rascSaida7seg[4]~9 (
// Equation(s):
// \display1|rascSaida7seg[4]~9_combout  = (\display1|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display1|rascSaida7seg[4]~8_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[4]~9 .lut_mask = 16'hFCFC;
defparam \display1|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N12
cycloneive_lcell_comb \display1|rascSaida7seg[5]~10 (
// Equation(s):
// \display1|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [6] & (\registradosDisplay|DOUT [4] & (\registradosDisplay|DOUT [7] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [6] & (!\registradosDisplay|DOUT [7] & 
// ((\registradosDisplay|DOUT [4]) # (\registradosDisplay|DOUT [5]))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~10 .lut_mask = 16'h5190;
defparam \display1|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N6
cycloneive_lcell_comb \display1|rascSaida7seg[5]~11 (
// Equation(s):
// \display1|rascSaida7seg[5]~11_combout  = (\BTN_RST|output [0]) # (\display1|rascSaida7seg[5]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[5]~10_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[5]~11 .lut_mask = 16'hFFF0;
defparam \display1|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N0
cycloneive_lcell_comb \display1|rascSaida7seg[6]~12 (
// Equation(s):
// \display1|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [7]) # (\registradosDisplay|DOUT [6] $ (\registradosDisplay|DOUT [5])))) # (!\registradosDisplay|DOUT [4] & ((\registradosDisplay|DOUT [5]) # 
// (\registradosDisplay|DOUT [7] $ (\registradosDisplay|DOUT [6]))))

	.dataa(\registradosDisplay|DOUT [7]),
	.datab(\registradosDisplay|DOUT [6]),
	.datac(\registradosDisplay|DOUT [4]),
	.datad(\registradosDisplay|DOUT [5]),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~12 .lut_mask = 16'hBFE6;
defparam \display1|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N2
cycloneive_lcell_comb \display1|rascSaida7seg[6]~13 (
// Equation(s):
// \display1|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display1|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(\display1|rascSaida7seg[6]~12_combout ),
	.cin(gnd),
	.combout(\display1|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display1|rascSaida7seg[6]~13 .lut_mask = 16'hF0FF;
defparam \display1|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N11
dffeas \registradosDisplay|DOUT[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[9] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N17
dffeas \registradosDisplay|DOUT[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[10] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N15
dffeas \registradosDisplay|DOUT[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[11] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y32_N19
dffeas \registradosDisplay|DOUT[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[8] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N8
cycloneive_lcell_comb \display2|rascSaida7seg[0]~0 (
// Equation(s):
// \display2|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [9] & (\registradosDisplay|DOUT [11] $ (!\registradosDisplay|DOUT [8])))) # (!\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [8] & 
// (\registradosDisplay|DOUT [9] $ (!\registradosDisplay|DOUT [11]))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~0 .lut_mask = 16'h6104;
defparam \display2|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N10
cycloneive_lcell_comb \display2|rascSaida7seg[0]~1 (
// Equation(s):
// \display2|rascSaida7seg[0]~1_combout  = (\display2|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display2|rascSaida7seg[0]~0_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[0]~1 .lut_mask = 16'hFFF0;
defparam \display2|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N4
cycloneive_lcell_comb \display2|rascSaida7seg[1]~2 (
// Equation(s):
// \display2|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [11]))) # (!\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [10])))) # (!\registradosDisplay|DOUT [9] & 
// (\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [11] $ (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~2 .lut_mask = 16'hA4C8;
defparam \display2|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N22
cycloneive_lcell_comb \display2|rascSaida7seg[1]~3 (
// Equation(s):
// \display2|rascSaida7seg[1]~3_combout  = (\display2|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display2|rascSaida7seg[1]~2_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display2|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N12
cycloneive_lcell_comb \display2|rascSaida7seg[2]~4 (
// Equation(s):
// \display2|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [8] & (\registradosDisplay|DOUT [11] & !\registradosDisplay|DOUT [9])) # (!\registradosDisplay|DOUT [8] & (!\registradosDisplay|DOUT [11] & \registradosDisplay|DOUT [9]))

	.dataa(\registradosDisplay|DOUT [8]),
	.datab(gnd),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [9]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~4 .lut_mask = 16'h05A0;
defparam \display2|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N30
cycloneive_lcell_comb \display2|rascSaida7seg[2]~5 (
// Equation(s):
// \display2|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\display2|rascSaida7seg[2]~4_combout  & (!\registradosDisplay|DOUT [10] & !\registradosDisplay|DOUT [11])) # (!\display2|rascSaida7seg[2]~4_combout  & (\registradosDisplay|DOUT [10] & 
// \registradosDisplay|DOUT [11])))

	.dataa(\display2|rascSaida7seg[2]~4_combout ),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[2]~5 .lut_mask = 16'hFF42;
defparam \display2|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N20
cycloneive_lcell_comb \display2|rascSaida7seg[3]~6 (
// Equation(s):
// \display2|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [10] & ((\registradosDisplay|DOUT [8]))) # (!\registradosDisplay|DOUT [10] & (\registradosDisplay|DOUT [11] & !\registradosDisplay|DOUT [8])))) # 
// (!\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [8]))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~6 .lut_mask = 16'h8924;
defparam \display2|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N16
cycloneive_lcell_comb \display2|rascSaida7seg[3]~7 (
// Equation(s):
// \display2|rascSaida7seg[3]~7_combout  = (\display2|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[3]~6_combout ),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[3]~7 .lut_mask = 16'hFCFC;
defparam \display2|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N18
cycloneive_lcell_comb \display2|rascSaida7seg[4]~8 (
// Equation(s):
// \display2|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [9] & (((!\registradosDisplay|DOUT [11] & \registradosDisplay|DOUT [8])))) # (!\registradosDisplay|DOUT [9] & ((\registradosDisplay|DOUT [10] & (!\registradosDisplay|DOUT [11])) # 
// (!\registradosDisplay|DOUT [10] & ((\registradosDisplay|DOUT [8])))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~8 .lut_mask = 16'h1F04;
defparam \display2|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N28
cycloneive_lcell_comb \display2|rascSaida7seg[4]~9 (
// Equation(s):
// \display2|rascSaida7seg[4]~9_combout  = (\display2|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(\display2|rascSaida7seg[4]~8_combout ),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[4]~9 .lut_mask = 16'hFFCC;
defparam \display2|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N26
cycloneive_lcell_comb \display2|rascSaida7seg[5]~10 (
// Equation(s):
// \display2|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [9] & (!\registradosDisplay|DOUT [11] & ((\registradosDisplay|DOUT [8]) # (!\registradosDisplay|DOUT [10])))) # (!\registradosDisplay|DOUT [9] & (\registradosDisplay|DOUT [8] & 
// (\registradosDisplay|DOUT [10] $ (!\registradosDisplay|DOUT [11]))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~10 .lut_mask = 16'h4B02;
defparam \display2|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N0
cycloneive_lcell_comb \display2|rascSaida7seg[5]~11 (
// Equation(s):
// \display2|rascSaida7seg[5]~11_combout  = (\display2|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display2|rascSaida7seg[5]~10_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[5]~11 .lut_mask = 16'hFFF0;
defparam \display2|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N14
cycloneive_lcell_comb \display2|rascSaida7seg[6]~12 (
// Equation(s):
// \display2|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [11]) # (\registradosDisplay|DOUT [9] $ (\registradosDisplay|DOUT [10])))) # (!\registradosDisplay|DOUT [8] & ((\registradosDisplay|DOUT [9]) # 
// (\registradosDisplay|DOUT [10] $ (\registradosDisplay|DOUT [11]))))

	.dataa(\registradosDisplay|DOUT [9]),
	.datab(\registradosDisplay|DOUT [10]),
	.datac(\registradosDisplay|DOUT [11]),
	.datad(\registradosDisplay|DOUT [8]),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~12 .lut_mask = 16'hF6BE;
defparam \display2|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N18
cycloneive_lcell_comb \display2|rascSaida7seg[6]~13 (
// Equation(s):
// \display2|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display2|rascSaida7seg[6]~12_combout )

	.dataa(\display2|rascSaida7seg[6]~12_combout ),
	.datab(gnd),
	.datac(\BTN_RST|output [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\display2|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display2|rascSaida7seg[6]~13 .lut_mask = 16'hF5F5;
defparam \display2|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N12
cycloneive_lcell_comb \registradosDisplay|DOUT[15]~feeder (
// Equation(s):
// \registradosDisplay|DOUT[15]~feeder_combout  = \FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\registradosDisplay|DOUT[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registradosDisplay|DOUT[15]~feeder .lut_mask = 16'hFF00;
defparam \registradosDisplay|DOUT[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y32_N13
dffeas \registradosDisplay|DOUT[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\registradosDisplay|DOUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[15] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y32_N21
dffeas \registradosDisplay|DOUT[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[13] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y32_N11
dffeas \registradosDisplay|DOUT[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[12] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y32_N25
dffeas \registradosDisplay|DOUT[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FD|Banco_Regis|registers_rtl_1|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FD|comparadorDisplay|Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registradosDisplay|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registradosDisplay|DOUT[14] .is_wysiwyg = "true";
defparam \registradosDisplay|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N10
cycloneive_lcell_comb \display3|rascSaida7seg[0]~0 (
// Equation(s):
// \display3|rascSaida7seg[0]~0_combout  = (\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [15] & (!\registradosDisplay|DOUT [13] & 
// (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [12]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~0 .lut_mask = 16'h2190;
defparam \display3|rascSaida7seg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N0
cycloneive_lcell_comb \display3|rascSaida7seg[0]~1 (
// Equation(s):
// \display3|rascSaida7seg[0]~1_combout  = (\display3|rascSaida7seg[0]~0_combout ) # (\BTN_RST|output [0])

	.dataa(\display3|rascSaida7seg[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[0]~1 .lut_mask = 16'hFFAA;
defparam \display3|rascSaida7seg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N6
cycloneive_lcell_comb \display3|rascSaida7seg[1]~2 (
// Equation(s):
// \display3|rascSaida7seg[1]~2_combout  = (\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [15])) # (!\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [14]))))) # (!\registradosDisplay|DOUT [13] & 
// (\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [15]))))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [15]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~2 .lut_mask = 16'hD680;
defparam \display3|rascSaida7seg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N10
cycloneive_lcell_comb \display3|rascSaida7seg[1]~3 (
// Equation(s):
// \display3|rascSaida7seg[1]~3_combout  = (\display3|rascSaida7seg[1]~2_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display3|rascSaida7seg[1]~2_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[1]~3 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N4
cycloneive_lcell_comb \display3|rascSaida7seg[2]~4 (
// Equation(s):
// \display3|rascSaida7seg[2]~4_combout  = (\registradosDisplay|DOUT [15] & (!\registradosDisplay|DOUT [13] & \registradosDisplay|DOUT [12])) # (!\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [13] & !\registradosDisplay|DOUT [12]))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(gnd),
	.datad(\registradosDisplay|DOUT [12]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~4 .lut_mask = 16'h2244;
defparam \display3|rascSaida7seg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N18
cycloneive_lcell_comb \display3|rascSaida7seg[2]~5 (
// Equation(s):
// \display3|rascSaida7seg[2]~5_combout  = (\BTN_RST|output [0]) # ((\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [14] & !\display3|rascSaida7seg[2]~4_combout )) # (!\registradosDisplay|DOUT [15] & (!\registradosDisplay|DOUT [14] & 
// \display3|rascSaida7seg[2]~4_combout )))

	.dataa(\registradosDisplay|DOUT [15]),
	.datab(\registradosDisplay|DOUT [14]),
	.datac(\display3|rascSaida7seg[2]~4_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[2]~5 .lut_mask = 16'hFF18;
defparam \display3|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N16
cycloneive_lcell_comb \display3|rascSaida7seg[3]~6 (
// Equation(s):
// \display3|rascSaida7seg[3]~6_combout  = (\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [14]))) # (!\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [15] & !\registradosDisplay|DOUT [14])))) # 
// (!\registradosDisplay|DOUT [13] & (!\registradosDisplay|DOUT [15] & (\registradosDisplay|DOUT [12] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [15]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~6 .lut_mask = 16'h8942;
defparam \display3|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N16
cycloneive_lcell_comb \display3|rascSaida7seg[3]~7 (
// Equation(s):
// \display3|rascSaida7seg[3]~7_combout  = (\display3|rascSaida7seg[3]~6_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display3|rascSaida7seg[3]~6_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[3]~7 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N26
cycloneive_lcell_comb \display3|rascSaida7seg[4]~8 (
// Equation(s):
// \display3|rascSaida7seg[4]~8_combout  = (\registradosDisplay|DOUT [13] & (\registradosDisplay|DOUT [12] & (!\registradosDisplay|DOUT [15]))) # (!\registradosDisplay|DOUT [13] & ((\registradosDisplay|DOUT [14] & ((!\registradosDisplay|DOUT [15]))) # 
// (!\registradosDisplay|DOUT [14] & (\registradosDisplay|DOUT [12]))))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [15]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~8 .lut_mask = 16'h0B2A;
defparam \display3|rascSaida7seg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N28
cycloneive_lcell_comb \display3|rascSaida7seg[4]~9 (
// Equation(s):
// \display3|rascSaida7seg[4]~9_combout  = (\display3|rascSaida7seg[4]~8_combout ) # (\BTN_RST|output [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\display3|rascSaida7seg[4]~8_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[4]~9 .lut_mask = 16'hFFF0;
defparam \display3|rascSaida7seg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N22
cycloneive_lcell_comb \display3|rascSaida7seg[5]~10 (
// Equation(s):
// \display3|rascSaida7seg[5]~10_combout  = (\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [15] $ (((\registradosDisplay|DOUT [13]) # (!\registradosDisplay|DOUT [14]))))) # (!\registradosDisplay|DOUT [12] & (\registradosDisplay|DOUT [13] & 
// (!\registradosDisplay|DOUT [15] & !\registradosDisplay|DOUT [14])))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [15]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~10 .lut_mask = 16'h280E;
defparam \display3|rascSaida7seg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N20
cycloneive_lcell_comb \display3|rascSaida7seg[5]~11 (
// Equation(s):
// \display3|rascSaida7seg[5]~11_combout  = (\display3|rascSaida7seg[5]~10_combout ) # (\BTN_RST|output [0])

	.dataa(\display3|rascSaida7seg[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[5]~11 .lut_mask = 16'hFFAA;
defparam \display3|rascSaida7seg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N8
cycloneive_lcell_comb \display3|rascSaida7seg[6]~12 (
// Equation(s):
// \display3|rascSaida7seg[6]~12_combout  = (\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [15]) # (\registradosDisplay|DOUT [13] $ (\registradosDisplay|DOUT [14])))) # (!\registradosDisplay|DOUT [12] & ((\registradosDisplay|DOUT [13]) # 
// (\registradosDisplay|DOUT [15] $ (\registradosDisplay|DOUT [14]))))

	.dataa(\registradosDisplay|DOUT [12]),
	.datab(\registradosDisplay|DOUT [13]),
	.datac(\registradosDisplay|DOUT [15]),
	.datad(\registradosDisplay|DOUT [14]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~12 .lut_mask = 16'hE7FC;
defparam \display3|rascSaida7seg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N14
cycloneive_lcell_comb \display3|rascSaida7seg[6]~13 (
// Equation(s):
// \display3|rascSaida7seg[6]~13_combout  = (\BTN_RST|output [0]) # (!\display3|rascSaida7seg[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\display3|rascSaida7seg[6]~12_combout ),
	.datad(\BTN_RST|output [0]),
	.cin(gnd),
	.combout(\display3|rascSaida7seg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \display3|rascSaida7seg[6]~13 .lut_mask = 16'hFF0F;
defparam \display3|rascSaida7seg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign enderecoReg1Test[0] = \enderecoReg1Test[0]~output_o ;

assign enderecoReg1Test[1] = \enderecoReg1Test[1]~output_o ;

assign enderecoReg1Test[2] = \enderecoReg1Test[2]~output_o ;

assign enderecoReg1Test[3] = \enderecoReg1Test[3]~output_o ;

assign enderecoReg1Test[4] = \enderecoReg1Test[4]~output_o ;

assign enderecoReg2Test[0] = \enderecoReg2Test[0]~output_o ;

assign enderecoReg2Test[1] = \enderecoReg2Test[1]~output_o ;

assign enderecoReg2Test[2] = \enderecoReg2Test[2]~output_o ;

assign enderecoReg2Test[3] = \enderecoReg2Test[3]~output_o ;

assign enderecoReg2Test[4] = \enderecoReg2Test[4]~output_o ;

assign instrucaoTest[0] = \instrucaoTest[0]~output_o ;

assign instrucaoTest[1] = \instrucaoTest[1]~output_o ;

assign instrucaoTest[2] = \instrucaoTest[2]~output_o ;

assign instrucaoTest[3] = \instrucaoTest[3]~output_o ;

assign instrucaoTest[4] = \instrucaoTest[4]~output_o ;

assign instrucaoTest[5] = \instrucaoTest[5]~output_o ;

assign instrucaoTest[6] = \instrucaoTest[6]~output_o ;

assign instrucaoTest[7] = \instrucaoTest[7]~output_o ;

assign instrucaoTest[8] = \instrucaoTest[8]~output_o ;

assign instrucaoTest[9] = \instrucaoTest[9]~output_o ;

assign instrucaoTest[10] = \instrucaoTest[10]~output_o ;

assign instrucaoTest[11] = \instrucaoTest[11]~output_o ;

assign instrucaoTest[12] = \instrucaoTest[12]~output_o ;

assign instrucaoTest[13] = \instrucaoTest[13]~output_o ;

assign instrucaoTest[14] = \instrucaoTest[14]~output_o ;

assign instrucaoTest[15] = \instrucaoTest[15]~output_o ;

assign instrucaoTest[16] = \instrucaoTest[16]~output_o ;

assign instrucaoTest[17] = \instrucaoTest[17]~output_o ;

assign instrucaoTest[18] = \instrucaoTest[18]~output_o ;

assign instrucaoTest[19] = \instrucaoTest[19]~output_o ;

assign instrucaoTest[20] = \instrucaoTest[20]~output_o ;

assign instrucaoTest[21] = \instrucaoTest[21]~output_o ;

assign instrucaoTest[22] = \instrucaoTest[22]~output_o ;

assign instrucaoTest[23] = \instrucaoTest[23]~output_o ;

assign instrucaoTest[24] = \instrucaoTest[24]~output_o ;

assign instrucaoTest[25] = \instrucaoTest[25]~output_o ;

assign instrucaoTest[26] = \instrucaoTest[26]~output_o ;

assign instrucaoTest[27] = \instrucaoTest[27]~output_o ;

assign instrucaoTest[28] = \instrucaoTest[28]~output_o ;

assign instrucaoTest[29] = \instrucaoTest[29]~output_o ;

assign instrucaoTest[30] = \instrucaoTest[30]~output_o ;

assign instrucaoTest[31] = \instrucaoTest[31]~output_o ;

assign entraAULATest[0] = \entraAULATest[0]~output_o ;

assign entraAULATest[1] = \entraAULATest[1]~output_o ;

assign entraAULATest[2] = \entraAULATest[2]~output_o ;

assign entraAULATest[3] = \entraAULATest[3]~output_o ;

assign entraAULATest[4] = \entraAULATest[4]~output_o ;

assign entraAULATest[5] = \entraAULATest[5]~output_o ;

assign entraAULATest[6] = \entraAULATest[6]~output_o ;

assign entraAULATest[7] = \entraAULATest[7]~output_o ;

assign entraAULATest[8] = \entraAULATest[8]~output_o ;

assign entraAULATest[9] = \entraAULATest[9]~output_o ;

assign entraAULATest[10] = \entraAULATest[10]~output_o ;

assign entraAULATest[11] = \entraAULATest[11]~output_o ;

assign entraAULATest[12] = \entraAULATest[12]~output_o ;

assign entraAULATest[13] = \entraAULATest[13]~output_o ;

assign entraAULATest[14] = \entraAULATest[14]~output_o ;

assign entraAULATest[15] = \entraAULATest[15]~output_o ;

assign entraAULATest[16] = \entraAULATest[16]~output_o ;

assign entraAULATest[17] = \entraAULATest[17]~output_o ;

assign entraAULATest[18] = \entraAULATest[18]~output_o ;

assign entraAULATest[19] = \entraAULATest[19]~output_o ;

assign entraAULATest[20] = \entraAULATest[20]~output_o ;

assign entraAULATest[21] = \entraAULATest[21]~output_o ;

assign entraAULATest[22] = \entraAULATest[22]~output_o ;

assign entraAULATest[23] = \entraAULATest[23]~output_o ;

assign entraAULATest[24] = \entraAULATest[24]~output_o ;

assign entraAULATest[25] = \entraAULATest[25]~output_o ;

assign entraAULATest[26] = \entraAULATest[26]~output_o ;

assign entraAULATest[27] = \entraAULATest[27]~output_o ;

assign entraAULATest[28] = \entraAULATest[28]~output_o ;

assign entraAULATest[29] = \entraAULATest[29]~output_o ;

assign entraAULATest[30] = \entraAULATest[30]~output_o ;

assign entraAULATest[31] = \entraAULATest[31]~output_o ;

assign entraBULATest[0] = \entraBULATest[0]~output_o ;

assign entraBULATest[1] = \entraBULATest[1]~output_o ;

assign entraBULATest[2] = \entraBULATest[2]~output_o ;

assign entraBULATest[3] = \entraBULATest[3]~output_o ;

assign entraBULATest[4] = \entraBULATest[4]~output_o ;

assign entraBULATest[5] = \entraBULATest[5]~output_o ;

assign entraBULATest[6] = \entraBULATest[6]~output_o ;

assign entraBULATest[7] = \entraBULATest[7]~output_o ;

assign entraBULATest[8] = \entraBULATest[8]~output_o ;

assign entraBULATest[9] = \entraBULATest[9]~output_o ;

assign entraBULATest[10] = \entraBULATest[10]~output_o ;

assign entraBULATest[11] = \entraBULATest[11]~output_o ;

assign entraBULATest[12] = \entraBULATest[12]~output_o ;

assign entraBULATest[13] = \entraBULATest[13]~output_o ;

assign entraBULATest[14] = \entraBULATest[14]~output_o ;

assign entraBULATest[15] = \entraBULATest[15]~output_o ;

assign entraBULATest[16] = \entraBULATest[16]~output_o ;

assign entraBULATest[17] = \entraBULATest[17]~output_o ;

assign entraBULATest[18] = \entraBULATest[18]~output_o ;

assign entraBULATest[19] = \entraBULATest[19]~output_o ;

assign entraBULATest[20] = \entraBULATest[20]~output_o ;

assign entraBULATest[21] = \entraBULATest[21]~output_o ;

assign entraBULATest[22] = \entraBULATest[22]~output_o ;

assign entraBULATest[23] = \entraBULATest[23]~output_o ;

assign entraBULATest[24] = \entraBULATest[24]~output_o ;

assign entraBULATest[25] = \entraBULATest[25]~output_o ;

assign entraBULATest[26] = \entraBULATest[26]~output_o ;

assign entraBULATest[27] = \entraBULATest[27]~output_o ;

assign entraBULATest[28] = \entraBULATest[28]~output_o ;

assign entraBULATest[29] = \entraBULATest[29]~output_o ;

assign entraBULATest[30] = \entraBULATest[30]~output_o ;

assign entraBULATest[31] = \entraBULATest[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
