<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="mnw1478964168395" xml:lang="en-us">
	<title class="- topic/title ">VSESR_EL2, Virtual SError Exception Syndrome Register</title>
	<titlealts class="- topic/titlealts "><navtitle class="- topic/navtitle ">VSESR_EL2, Virtual SError Exception Syndrome Register</navtitle></titlealts>
	
	<shortdesc class="- topic/shortdesc ">The VSESR_EL2 provides the syndrome value reported to software on taking
		a virtual SError interrupt exception.</shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">VSESR_EL2 is a 64-bit register, and is part of:</p>
			<ul class="- topic/ul " id="ul_etg_hjf_4v">
				<li class="- topic/li ">The Exception and <term keyref="fault">fault</term> handling registers functional
					group.</li>
				<li class="- topic/li ">The Virtualization registers functional group.</li>
			</ul>
			<p class="- topic/p ">If the virtual SError interrupt is taken to EL1, VSESR_EL2 provides the syndrome value
				reported in ESR_EL1.</p>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">VSESR_EL2 bit assignments</title>
			<fig class="- topic/fig " id="fig_ndw_txz_xw">
				<title class="- topic/title ">VSESR_EL2 bit assignments</title>
				<image class="- topic/image " href="lni1471004828693.svg" id="image_odw_txz_xw" placement="inline">
					<alt class="- topic/alt ">VSESR_EL2 bit assignments when EL1 is using <term keyref="aarch64">AArch64</term>.</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [63:25]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">IDS, [24]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Indicates whether the deferred SError interrupt was of an <term class="- topic/term " outputclass="archterm">IMPLEMENTATION
								DEFINED</term> type. See ESR_EL1.IDS for a description of the
							functionality.</p>
						<p class="- topic/p ">On taking a virtual SError interrupt to EL1 using  because
							HCR_EL2.VSE == 1, ESR_EL1[24] is set to VSESR_EL2.IDS.</p>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">ISS, [23:0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Syndrome information. See ESR_EL1.ISS for a description of the
							functionality.</p>
						<p class="- topic/p ">On taking a virtual SError interrupt to EL1 using <term keyref="aarch32">AArch32</term> due to HCR_EL2.VSE == 1, ESR_EL1 [23:0] is set to VSESR_EL2.ISS.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
		<section class="- topic/section ">
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						
						<p class="- topic/p ">There are no configuration notes.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this description are
							architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p></dd>
				</dlentry>
			</dl>
			
		</section>
	</refbody>
</reference>
