/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [6:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [14:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  reg [4:0] celloutsig_0_78z;
  reg [5:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = ~(in_data[17] & celloutsig_0_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z[2] & celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_8z & celloutsig_0_18z);
  assign celloutsig_0_28z = ~(celloutsig_0_4z & celloutsig_0_16z[6]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[0] | celloutsig_0_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_1_6z = ~(in_data[142] | celloutsig_1_0z[10]);
  assign celloutsig_1_9z = ~(in_data[131] | celloutsig_1_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_1z);
  assign celloutsig_0_34z = in_data[57] | ~(celloutsig_0_10z);
  assign celloutsig_0_51z = in_data[3] | ~(celloutsig_0_35z[7]);
  assign celloutsig_0_18z = celloutsig_0_16z[8] | ~(celloutsig_0_12z[5]);
  assign celloutsig_1_3z = in_data[137] ^ in_data[170];
  assign celloutsig_1_7z = celloutsig_1_3z ^ celloutsig_1_5z[4];
  assign celloutsig_1_4z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[47:43] + in_data[88:84];
  assign celloutsig_0_16z = { celloutsig_0_0z[1], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_15z } + { celloutsig_0_15z[5:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_8z };
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_30z[8:5], celloutsig_0_19z };
  always_ff @(posedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_1_0z[8:5], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_35z = { celloutsig_0_6z[13:10], celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_14z } / { 1'h1, in_data[85:74], celloutsig_0_10z, celloutsig_0_34z };
  assign celloutsig_1_5z = { in_data[175:173], celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, in_data[171:165], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_0z[3:0], celloutsig_0_7z } / { 1'h1, in_data[49:47], in_data[0] };
  assign celloutsig_0_30z = { celloutsig_0_6z[10:2], celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_6z[11:6], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_15z = _01_[6:2] == { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_7z = in_data[86:83] > { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_0z[9:2], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_9z } > celloutsig_1_11z[19:8];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z } || { celloutsig_1_0z[1:0], celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_5z[2:1], celloutsig_0_4z } || { in_data[36:34], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[154:144] * in_data[135:125];
  assign celloutsig_0_5z[2:1] = celloutsig_0_3z ? { celloutsig_0_2z, 1'h1 } : celloutsig_0_0z[2:1];
  assign celloutsig_0_12z = - celloutsig_0_6z[8:0];
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z } | { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[84] & celloutsig_0_0z[1];
  assign celloutsig_1_1z = | celloutsig_1_0z;
  assign celloutsig_1_8z = | { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_19z = | { _01_, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z[5:4] };
  assign celloutsig_0_17z = | { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_2z = | in_data[22:5];
  assign celloutsig_0_3z = | in_data[80:73];
  assign celloutsig_0_56z = { _00_[4:2], celloutsig_0_51z, celloutsig_0_34z } << celloutsig_0_15z[5:1];
  assign celloutsig_1_11z = { in_data[146:138], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } <<< { celloutsig_1_0z[8:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:2] - { in_data[147:143], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_12z[4:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z } - { celloutsig_0_12z[6], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_5z[1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_78z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_78z = { celloutsig_0_13z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_79z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_79z = { celloutsig_0_56z[4:2], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_44z };
  assign celloutsig_0_5z[0] = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
