---
MainSourceFile:  /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_base.h
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          55682
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          283034
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          283498
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          283963
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        /opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          567280
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_36_1:  '
    FileOffset:      36
    FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          1849997
        Length:          0
        ReplacementText: 'VITIS_LOOP_36_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_39_2:  '
    FileOffset:      39
    FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          1850096
        Length:          0
        ReplacementText: 'VITIS_LOOP_39_2: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ram_1p + bram is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      69
    FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_80_1:  '
    FileOffset:      80
    FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          1851302
        Length:          0
        ReplacementText: 'VITIS_LOOP_80_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_146_1:  '
    FileOffset:      146
    FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp
    Replacements:    
      - FilePath:        /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split/krnl_proj_split/hls/.autopilot/db/krnl_proj_split.pp.0.cpp
        Offset:          1853047
        Length:          0
        ReplacementText: 'VITIS_LOOP_146_1: '
...
