{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717075450640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717075450640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 07:24:10 2024 " "Processing started: Thu May 30 07:24:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717075450640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075450640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075450640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717075450923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717075450923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file load_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_tb " "Found entity 1: load_tb" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_tb " "Found entity 1: Memory_tb" {  } { { "Memory_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "Control_Unit_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_tb " "Found entity 1: ProgramCounter_tb" {  } { { "ProgramCounter_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(79) " "Verilog HDL information at register_file.sv(79): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717075461147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor_tb " "Found entity 1: Microprocessor_tb" {  } { { "Microprocessor_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ANDS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ANDS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDS " "Found entity 1: ANDS" {  } { { "ANDS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ANDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASR.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ASR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ASR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitwiseNot.sv 1 1 " "Found 1 design units, including 1 entities, in source file BitwiseNot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNot " "Found entity 1: BitwiseNot" {  } { { "BitwiseNot.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BitwiseNot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BoothMul.sv 1 1 " "Found 1 design units, including 1 entities, in source file BoothMul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EORS.sv 1 1 " "Found 1 design units, including 1 entities, in source file EORS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EORS " "Found entity 1: EORS" {  } { { "EORS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EORS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file EXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UXTB " "Found entity 1: UXTB" {  } { { "EXT.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EXT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461165 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LSLS LSLS.sv(6) " "Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LSLS\"" {  } { { "LSLS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSLS.sv 1 1 " "Found 1 design units, including 1 entities, in source file LSLS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSLS " "Found entity 1: LSLS" {  } { { "LSLS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file LSRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSRS " "Found entity 1: LSRS" {  } { { "LSRS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSRS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461168 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND " "Entity \"NAND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/NAND.sv" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1717075461169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NAND.sv 1 1 " "Found 1 design units, including 1 entities, in source file NAND.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ORRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ORRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORRS " "Found entity 1: ORRS" {  } { { "ORRS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ORRS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROR.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROR " "Found entity 1: ROR" {  } { { "ROR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ROR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.sv 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/FullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdder.sv 1 1 " "Found 1 design units, including 1 entities, in source file HalfAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/HalfAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Subtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubtractorCarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file SubtractorCarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubtractorCarry " "Found entity 1: SubtractorCarry" {  } { { "SubtractorCarry.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/SubtractorCarry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717075461177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_clk load_tb.sv(10) " "Verilog HDL Implicit Net warning at load_tb.sv(10): created implicit net for \"ctrl_clk\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_rst load_tb.sv(11) " "Verilog HDL Implicit Net warning at load_tb.sv(11): created implicit net for \"ctrl_rst\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_mem_to_reg load_tb.sv(12) " "Verilog HDL Implicit Net warning at load_tb.sv(12): created implicit net for \"ctrl_mem_to_reg\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_mem_write load_tb.sv(13) " "Verilog HDL Implicit Net warning at load_tb.sv(13): created implicit net for \"ctrl_mem_write\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reg_write load_tb.sv(14) " "Verilog HDL Implicit Net warning at load_tb.sv(14): created implicit net for \"ctrl_reg_write\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_flags load_tb.sv(15) " "Verilog HDL Implicit Net warning at load_tb.sv(15): created implicit net for \"ctrl_flags\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_instruction load_tb.sv(16) " "Verilog HDL Implicit Net warning at load_tb.sv(16): created implicit net for \"ctrl_instruction\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_alu_ctrl load_tb.sv(17) " "Verilog HDL Implicit Net warning at load_tb.sv(17): created implicit net for \"ctrl_alu_ctrl\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_rst load_tb.sv(21) " "Verilog HDL Implicit Net warning at load_tb.sv(21): created implicit net for \"datamem_rst\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_clk load_tb.sv(22) " "Verilog HDL Implicit Net warning at load_tb.sv(22): created implicit net for \"datamem_clk\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_we load_tb.sv(23) " "Verilog HDL Implicit Net warning at load_tb.sv(23): created implicit net for \"datamem_we\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_wdata load_tb.sv(24) " "Verilog HDL Implicit Net warning at load_tb.sv(24): created implicit net for \"datamem_wdata\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_rdata load_tb.sv(25) " "Verilog HDL Implicit Net warning at load_tb.sv(25): created implicit net for \"datamem_rdata\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datamem_address load_tb.sv(26) " "Verilog HDL Implicit Net warning at load_tb.sv(26): created implicit net for \"datamem_address\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_clk load_tb.sv(30) " "Verilog HDL Implicit Net warning at load_tb.sv(30): created implicit net for \"rf_clk\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_A1 load_tb.sv(31) " "Verilog HDL Implicit Net warning at load_tb.sv(31): created implicit net for \"rf_A1\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_A2 load_tb.sv(32) " "Verilog HDL Implicit Net warning at load_tb.sv(32): created implicit net for \"rf_A2\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_A3 load_tb.sv(33) " "Verilog HDL Implicit Net warning at load_tb.sv(33): created implicit net for \"rf_A3\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_WD3 load_tb.sv(34) " "Verilog HDL Implicit Net warning at load_tb.sv(34): created implicit net for \"rf_WD3\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_R15 load_tb.sv(35) " "Verilog HDL Implicit Net warning at load_tb.sv(35): created implicit net for \"rf_R15\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_WE3 load_tb.sv(36) " "Verilog HDL Implicit Net warning at load_tb.sv(36): created implicit net for \"rf_WE3\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_RD1 load_tb.sv(37) " "Verilog HDL Implicit Net warning at load_tb.sv(37): created implicit net for \"rf_RD1\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_RD2 load_tb.sv(38) " "Verilog HDL Implicit Net warning at load_tb.sv(38): created implicit net for \"rf_RD2\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruct_clk Microprocessor.sv(74) " "Verilog HDL Implicit Net warning at Microprocessor.sv(74): created implicit net for \"instruct_clk\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_alu_ctrl Microprocessor.sv(136) " "Verilog HDL Implicit Net warning at Microprocessor.sv(136): created implicit net for \"ctrl_alu_ctrl\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk ALU.sv(55) " "Verilog HDL Implicit Net warning at ALU.sv(55): created implicit net for \"clk\"" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(52) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(52): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717075461179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(57) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(57): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717075461179 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(64) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(64): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717075461184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(103) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(103): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717075461185 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(253) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(253): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 253 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717075461185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717075461263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruct_clk Microprocessor.sv(74) " "Verilog HDL or VHDL warning at Microprocessor.sv(74): object \"instruct_clk\" assigned a value but never read" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717075461265 "|Microprocessor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ctr_alu_ctrl Microprocessor.sv(115) " "Verilog HDL warning at Microprocessor.sv(115): object ctr_alu_ctrl used but never assigned" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 115 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717075461265 "|Microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_instruct Microprocessor.sv(212) " "Verilog HDL or VHDL warning at Microprocessor.sv(212): object \"ALU_instruct\" assigned a value but never read" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717075461265 "|Microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Microprocessor.sv(75) " "Verilog HDL assignment warning at Microprocessor.sv(75): truncated value with size 32 to match size of target (6)" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461265 "|Microprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 Microprocessor.sv(272) " "Verilog HDL assignment warning at Microprocessor.sv(272): truncated value with size 9 to match size of target (6)" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461267 "|Microprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "Microprocessor.sv" "pc" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ProgramCounter.sv(17) " "Verilog HDL assignment warning at ProgramCounter.sv(17): truncated value with size 32 to match size of target (5)" {  } { { "ProgramCounter.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461363 "|Microprocessor|ProgramCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_Memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_Memory\"" {  } { { "Microprocessor.sv" "Instruction_Memory" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461364 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reading memory from file... instruction_memory.sv(45) " "Verilog HDL Display System Task info at instruction_memory.sv(45): Reading memory from file..." {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 31 instruction_memory.sv(46) " "Verilog HDL warning at instruction_memory.sv(46): number of words (1) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Memory initialization complete. instruction_memory.sv(47) " "Verilog HDL Display System Task info at instruction_memory.sv(47): Memory initialization complete." {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.sv(39) " "Net \"mem.data_a\" at instruction_memory.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.sv(39) " "Net \"mem.waddr_a\" at instruction_memory.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.sv(39) " "Net \"mem.we_a\" at instruction_memory.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717075461365 "|Microprocessor|instruction_memory:Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_unit\"" {  } { { "Microprocessor.sv" "control_unit" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "destination Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"destination\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1 Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"src1\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2 Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"src2\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_to_reg Control_Unit.sv(83) " "Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable \"mem_to_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write Control_Unit.sv(83) " "Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_src Control_Unit.sv(13) " "Output port \"alu_src\" at Control_Unit.sv(13) has no driver" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "imm_src Control_Unit.sv(14) " "Output port \"imm_src\" at Control_Unit.sv(14) has no driver" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write Control_Unit.sv(95) " "Inferred latch for \"reg_write\" at Control_Unit.sv(95)" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_to_reg Control_Unit.sv(95) " "Inferred latch for \"mem_to_reg\" at Control_Unit.sv(95)" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461367 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RegFile " "Elaborating entity \"register_file\" for hierarchy \"register_file:RegFile\"" {  } { { "Microprocessor.sv" "RegFile" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.sv(79) " "Verilog HDL Always Construct warning at register_file.sv(79): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461373 "|Microprocessor_tb|Microprocessor:dut|register_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Unit\"" {  } { { "Microprocessor.sv" "ALU_Unit" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461374 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cin_adder ALU.sv(198) " "Verilog HDL Always Construct warning at ALU.sv(198): inferring latch(es) for variable \"cin_adder\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext_mode ALU.sv(198) " "Verilog HDL Always Construct warning at ALU.sv(198): inferring latch(es) for variable \"ext_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ext_sign ALU.sv(198) " "Verilog HDL Always Construct warning at ALU.sv(198): inferring latch(es) for variable \"ext_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub_cin ALU.sv(198) " "Verilog HDL Always Construct warning at ALU.sv(198): inferring latch(es) for variable \"sub_cin\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ands_result ALU.sv(254) " "Verilog HDL Always Construct warning at ALU.sv(254): variable \"ands_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ands_result ALU.sv(257) " "Verilog HDL Always Construct warning at ALU.sv(257): variable \"ands_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ands_result ALU.sv(258) " "Verilog HDL Always Construct warning at ALU.sv(258): variable \"ands_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "orrs_result ALU.sv(264) " "Verilog HDL Always Construct warning at ALU.sv(264): variable \"orrs_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "orrs_result ALU.sv(267) " "Verilog HDL Always Construct warning at ALU.sv(267): variable \"orrs_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "orrs_result ALU.sv(269) " "Verilog HDL Always Construct warning at ALU.sv(269): variable \"orrs_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mvns_result ALU.sv(274) " "Verilog HDL Always Construct warning at ALU.sv(274): variable \"mvns_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mvns_result ALU.sv(277) " "Verilog HDL Always Construct warning at ALU.sv(277): variable \"mvns_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mvns_result ALU.sv(278) " "Verilog HDL Always Construct warning at ALU.sv(278): variable \"mvns_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461380 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eors_result ALU.sv(284) " "Verilog HDL Always Construct warning at ALU.sv(284): variable \"eors_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eors_result ALU.sv(287) " "Verilog HDL Always Construct warning at ALU.sv(287): variable \"eors_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "eors_result ALU.sv(288) " "Verilog HDL Always Construct warning at ALU.sv(288): variable \"eors_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(294) " "Verilog HDL Always Construct warning at ALU.sv(294): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(297) " "Verilog HDL Always Construct warning at ALU.sv(297): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cout_adder ALU.sv(298) " "Verilog HDL Always Construct warning at ALU.sv(298): variable \"cout_adder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(299) " "Verilog HDL Always Construct warning at ALU.sv(299): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(304) " "Verilog HDL Always Construct warning at ALU.sv(304): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(307) " "Verilog HDL Always Construct warning at ALU.sv(307): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cout_adder ALU.sv(308) " "Verilog HDL Always Construct warning at ALU.sv(308): variable \"cout_adder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adder_sum ALU.sv(309) " "Verilog HDL Always Construct warning at ALU.sv(309): variable \"adder_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(314) " "Verilog HDL Always Construct warning at ALU.sv(314): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(317) " "Verilog HDL Always Construct warning at ALU.sv(317): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cout_sub ALU.sv(318) " "Verilog HDL Always Construct warning at ALU.sv(318): variable \"cout_sub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(319) " "Verilog HDL Always Construct warning at ALU.sv(319): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(324) " "Verilog HDL Always Construct warning at ALU.sv(324): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(327) " "Verilog HDL Always Construct warning at ALU.sv(327): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461381 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cout_sub ALU.sv(328) " "Verilog HDL Always Construct warning at ALU.sv(328): variable \"cout_sub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subt_result ALU.sv(329) " "Verilog HDL Always Construct warning at ALU.sv(329): variable \"subt_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "booth_res ALU.sv(334) " "Verilog HDL Always Construct warning at ALU.sv(334): variable \"booth_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "booth_res ALU.sv(337) " "Verilog HDL Always Construct warning at ALU.sv(337): variable \"booth_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "booth_res ALU.sv(338) " "Verilog HDL Always Construct warning at ALU.sv(338): variable \"booth_res\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rshift_result ALU.sv(343) " "Verilog HDL Always Construct warning at ALU.sv(343): variable \"rshift_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rshift_result ALU.sv(346) " "Verilog HDL Always Construct warning at ALU.sv(346): variable \"rshift_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rshift_result ALU.sv(347) " "Verilog HDL Always Construct warning at ALU.sv(347): variable \"rshift_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rshift_cout ALU.sv(348) " "Verilog HDL Always Construct warning at ALU.sv(348): variable \"rshift_cout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "asr_result ALU.sv(353) " "Verilog HDL Always Construct warning at ALU.sv(353): variable \"asr_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "asr_result ALU.sv(356) " "Verilog HDL Always Construct warning at ALU.sv(356): variable \"asr_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "asr_result ALU.sv(357) " "Verilog HDL Always Construct warning at ALU.sv(357): variable \"asr_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "asr_carry ALU.sv(358) " "Verilog HDL Always Construct warning at ALU.sv(358): variable \"asr_carry\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ror_result ALU.sv(363) " "Verilog HDL Always Construct warning at ALU.sv(363): variable \"ror_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ror_result ALU.sv(366) " "Verilog HDL Always Construct warning at ALU.sv(366): variable \"ror_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ror_result ALU.sv(367) " "Verilog HDL Always Construct warning at ALU.sv(367): variable \"ror_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ext_result ALU.sv(374) " "Verilog HDL Always Construct warning at ALU.sv(374): variable \"ext_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ext_result ALU.sv(380) " "Verilog HDL Always Construct warning at ALU.sv(380): variable \"ext_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ext_result ALU.sv(386) " "Verilog HDL Always Construct warning at ALU.sv(386): variable \"ext_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ext_result ALU.sv(392) " "Verilog HDL Always Construct warning at ALU.sv(392): variable \"ext_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461382 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmp_flags ALU.sv(399) " "Verilog HDL Always Construct warning at ALU.sv(399): variable \"cmp_flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmp_flags ALU.sv(401) " "Verilog HDL Always Construct warning at ALU.sv(401): variable \"cmp_flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmp_flags ALU.sv(402) " "Verilog HDL Always Construct warning at ALU.sv(402): variable \"cmp_flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.sv(247) " "Verilog HDL Always Construct warning at ALU.sv(247): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags ALU.sv(247) " "Verilog HDL Always Construct warning at ALU.sv(247): inferring latch(es) for variable \"flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[0\] ALU.sv(247) " "Inferred latch for \"flags\[0\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[1\] ALU.sv(247) " "Inferred latch for \"flags\[1\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[2\] ALU.sv(247) " "Inferred latch for \"flags\[2\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[3\] ALU.sv(247) " "Inferred latch for \"flags\[3\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.sv(247) " "Inferred latch for \"result\[0\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.sv(247) " "Inferred latch for \"result\[1\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.sv(247) " "Inferred latch for \"result\[2\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.sv(247) " "Inferred latch for \"result\[3\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.sv(247) " "Inferred latch for \"result\[4\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.sv(247) " "Inferred latch for \"result\[5\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.sv(247) " "Inferred latch for \"result\[6\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.sv(247) " "Inferred latch for \"result\[7\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.sv(247) " "Inferred latch for \"result\[8\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.sv(247) " "Inferred latch for \"result\[9\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461383 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.sv(247) " "Inferred latch for \"result\[10\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.sv(247) " "Inferred latch for \"result\[11\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.sv(247) " "Inferred latch for \"result\[12\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.sv(247) " "Inferred latch for \"result\[13\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.sv(247) " "Inferred latch for \"result\[14\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.sv(247) " "Inferred latch for \"result\[15\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.sv(247) " "Inferred latch for \"result\[16\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.sv(247) " "Inferred latch for \"result\[17\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.sv(247) " "Inferred latch for \"result\[18\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.sv(247) " "Inferred latch for \"result\[19\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.sv(247) " "Inferred latch for \"result\[20\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.sv(247) " "Inferred latch for \"result\[21\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.sv(247) " "Inferred latch for \"result\[22\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.sv(247) " "Inferred latch for \"result\[23\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461384 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.sv(247) " "Inferred latch for \"result\[24\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.sv(247) " "Inferred latch for \"result\[25\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.sv(247) " "Inferred latch for \"result\[26\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.sv(247) " "Inferred latch for \"result\[27\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.sv(247) " "Inferred latch for \"result\[28\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.sv(247) " "Inferred latch for \"result\[29\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.sv(247) " "Inferred latch for \"result\[30\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.sv(247) " "Inferred latch for \"result\[31\]\" at ALU.sv(247)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_cin ALU.sv(198) " "Inferred latch for \"sub_cin\" at ALU.sv(198)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_sign ALU.sv(198) " "Inferred latch for \"ext_sign\" at ALU.sv(198)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_mode ALU.sv(198) " "Inferred latch for \"ext_mode\" at ALU.sv(198)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin_adder ALU.sv(198) " "Inferred latch for \"cin_adder\" at ALU.sv(198)" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075461385 "|Microprocessor|ALU:ALU_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDS ALU:ALU_Unit\|ANDS:ANDSModule " "Elaborating entity \"ANDS\" for hierarchy \"ALU:ALU_Unit\|ANDS:ANDSModule\"" {  } { { "ALU.sv" "ANDSModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORRS ALU:ALU_Unit\|ORRS:ORRSModule " "Elaborating entity \"ORRS\" for hierarchy \"ALU:ALU_Unit\|ORRS:ORRSModule\"" {  } { { "ALU.sv" "ORRSModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseNot ALU:ALU_Unit\|BitwiseNot:MVNSModule " "Elaborating entity \"BitwiseNot\" for hierarchy \"ALU:ALU_Unit\|BitwiseNot:MVNSModule\"" {  } { { "ALU.sv" "MVNSModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EORS ALU:ALU_Unit\|EORS:EORSModule " "Elaborating entity \"EORS\" for hierarchy \"ALU:ALU_Unit\|EORS:EORSModule\"" {  } { { "ALU.sv" "EORSModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:ALU_Unit\|Adder:MainAdder " "Elaborating entity \"Adder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\"" {  } { { "ALU.sv" "MainAdder" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\"" {  } { { "Adder.sv" "full_adder_gen\[0\].FullAdders" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Adder.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\|HalfAdder:Adder1 " "Elaborating entity \"HalfAdder\" for hierarchy \"ALU:ALU_Unit\|Adder:MainAdder\|FullAdder:full_adder_gen\[0\].FullAdders\|HalfAdder:Adder1\"" {  } { { "FullAdder.sv" "Adder1" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/FullAdder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:ALU_Unit\|Subtractor:SubtModule " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:ALU_Unit\|Subtractor:SubtModule\"" {  } { { "ALU.sv" "SubtModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth ALU:ALU_Unit\|Booth:MulMod " "Elaborating entity \"Booth\" for hierarchy \"ALU:ALU_Unit\|Booth:MulMod\"" {  } { { "ALU.sv" "MulMod" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461472 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "QR BoothMul.sv(10) " "Verilog HDL warning at BoothMul.sv(10): initial value for variable QR should be constant" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717075461480 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "MQ BoothMul.sv(10) " "Verilog HDL warning at BoothMul.sv(10): initial value for variable MQ should be constant" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1717075461480 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BoothMul.sv(19) " "Verilog HDL Case Statement warning at BoothMul.sv(19): incomplete case statement has no default case item" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717075461480 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BoothMul.sv(19) " "Verilog HDL Case Statement information at BoothMul.sv(19): all case item expressions in this case statement are onehot" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717075461481 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 65 BoothMul.sv(28) " "Verilog HDL assignment warning at BoothMul.sv(28): truncated value with size 66 to match size of target (65)" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461481 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AC BoothMul.sv(18) " "Verilog HDL Always Construct warning at BoothMul.sv(18): inferring latch(es) for variable \"AC\", which holds its previous value in one or more paths through the always construct" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717075461481 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MQ 0 BoothMul.sv(8) " "Net \"MQ\" at BoothMul.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717075461481 "|Microprocessor|ALU:ALU_Unit|Booth:MulMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSLS ALU:ALU_Unit\|LSLS:LShiftModule " "Elaborating entity \"LSLS\" for hierarchy \"ALU:ALU_Unit\|LSLS:LShiftModule\"" {  } { { "ALU.sv" "LShiftModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461482 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LSLS.sv(13) " "Verilog HDL Case Statement warning at LSLS.sv(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LSLS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1717075461483 "|Microprocessor|ALU:ALU_Unit|LSLS:LShiftModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSRS ALU:ALU_Unit\|LSRS:RShiftModule " "Elaborating entity \"LSRS\" for hierarchy \"ALU:ALU_Unit\|LSRS:RShiftModule\"" {  } { { "ALU.sv" "RShiftModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LSRS.sv(11) " "Verilog HDL assignment warning at LSRS.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "LSRS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSRS.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461485 "|Microprocessor|ALU:ALU_Unit|LSRS:RShiftModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR ALU:ALU_Unit\|ASR:AsrModule " "Elaborating entity \"ASR\" for hierarchy \"ALU:ALU_Unit\|ASR:AsrModule\"" {  } { { "ALU.sv" "AsrModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ASR.sv(11) " "Verilog HDL assignment warning at ASR.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "ASR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ASR.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461487 "|Microprocessor|ALU:ALU_Unit|ASR:AsrModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR ALU:ALU_Unit\|ROR:RorModule " "Elaborating entity \"ROR\" for hierarchy \"ALU:ALU_Unit\|ROR:RorModule\"" {  } { { "ALU.sv" "RorModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ROR.sv(12) " "Verilog HDL assignment warning at ROR.sv(12): truncated value with size 33 to match size of target (32)" {  } { { "ROR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ROR.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461490 "|Microprocessor|ALU:ALU_Unit|ROR:RorModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UXTB ALU:ALU_Unit\|UXTB:UxtbModule " "Elaborating entity \"UXTB\" for hierarchy \"ALU:ALU_Unit\|UXTB:UxtbModule\"" {  } { { "ALU.sv" "UxtbModule" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXT.sv(38) " "Verilog HDL assignment warning at EXT.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "EXT.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EXT.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461492 "|Microprocessor|ALU:ALU_Unit|UXTB:UxtbModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXT.sv(43) " "Verilog HDL assignment warning at EXT.sv(43): truncated value with size 32 to match size of target (1)" {  } { { "EXT.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EXT.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717075461492 "|Microprocessor|ALU:ALU_Unit|UXTB:UxtbModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator ALU:ALU_Unit\|Comparator:Compare " "Elaborating entity \"Comparator\" for hierarchy \"ALU:ALU_Unit\|Comparator:Compare\"" {  } { { "ALU.sv" "Compare" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461492 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1 Comparator.sv(33) " "Verilog HDL Always Construct warning at Comparator.sv(33): variable \"num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparator.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461495 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num2 Comparator.sv(33) " "Verilog HDL Always Construct warning at Comparator.sv(33): variable \"num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparator.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717075461495 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status_flag\[2\] Comparator.sv(6) " "Output port \"status_flag\[2\]\" at Comparator.sv(6) has no driver" {  } { { "Comparator.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717075461495 "|Microprocessor|ALU:ALU_Unit|Comparator:Compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Data_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:Data_Memory\"" {  } { { "Microprocessor.sv" "Data_Memory" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075461546 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:ALU_Unit\|clk " "Net \"ALU:ALU_Unit\|clk\" is missing source, defaulting to GND" {  } { { "ALU.sv" "clk" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461837 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717075461837 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_out\[5\] " "Net \"pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "pc_out\[5\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[31\] " "Net \"rf_R15\[31\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[31\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[30\] " "Net \"rf_R15\[30\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[30\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[29\] " "Net \"rf_R15\[29\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[29\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[28\] " "Net \"rf_R15\[28\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[28\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[27\] " "Net \"rf_R15\[27\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[27\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[26\] " "Net \"rf_R15\[26\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[26\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[25\] " "Net \"rf_R15\[25\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[25\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[24\] " "Net \"rf_R15\[24\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[24\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[23\] " "Net \"rf_R15\[23\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[23\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[22\] " "Net \"rf_R15\[22\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[22\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[21\] " "Net \"rf_R15\[21\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[21\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[20\] " "Net \"rf_R15\[20\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[20\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[19\] " "Net \"rf_R15\[19\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[19\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[18\] " "Net \"rf_R15\[18\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[18\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[17\] " "Net \"rf_R15\[17\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[17\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[16\] " "Net \"rf_R15\[16\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[16\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[15\] " "Net \"rf_R15\[15\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[15\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[14\] " "Net \"rf_R15\[14\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[14\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[13\] " "Net \"rf_R15\[13\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[13\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[12\] " "Net \"rf_R15\[12\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[12\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[11\] " "Net \"rf_R15\[11\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[11\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[10\] " "Net \"rf_R15\[10\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[10\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[9\] " "Net \"rf_R15\[9\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[9\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[8\] " "Net \"rf_R15\[8\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[8\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[7\] " "Net \"rf_R15\[7\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[7\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rf_R15\[6\] " "Net \"rf_R15\[6\]\" is missing source, defaulting to GND" {  } { { "Microprocessor.sv" "rf_R15\[6\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 168 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717075461840 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717075461840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[0\] " "LATCH primitive \"ALU:ALU_Unit\|result\[0\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[1\] " "LATCH primitive \"ALU:ALU_Unit\|result\[1\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[2\] " "LATCH primitive \"ALU:ALU_Unit\|result\[2\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[3\] " "LATCH primitive \"ALU:ALU_Unit\|result\[3\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[4\] " "LATCH primitive \"ALU:ALU_Unit\|result\[4\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[5\] " "LATCH primitive \"ALU:ALU_Unit\|result\[5\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[6\] " "LATCH primitive \"ALU:ALU_Unit\|result\[6\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[7\] " "LATCH primitive \"ALU:ALU_Unit\|result\[7\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[8\] " "LATCH primitive \"ALU:ALU_Unit\|result\[8\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[0\] " "LATCH primitive \"ALU:ALU_Unit\|result\[0\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[1\] " "LATCH primitive \"ALU:ALU_Unit\|result\[1\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[2\] " "LATCH primitive \"ALU:ALU_Unit\|result\[2\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[3\] " "LATCH primitive \"ALU:ALU_Unit\|result\[3\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[4\] " "LATCH primitive \"ALU:ALU_Unit\|result\[4\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[5\] " "LATCH primitive \"ALU:ALU_Unit\|result\[5\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[6\] " "LATCH primitive \"ALU:ALU_Unit\|result\[6\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[7\] " "LATCH primitive \"ALU:ALU_Unit\|result\[7\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU_Unit\|result\[8\] " "LATCH primitive \"ALU:ALU_Unit\|result\[8\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 247 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717075462544 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/fredi/Documents/miniprocessor/Microprocessor/db/Microprocessor.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/fredi/Documents/miniprocessor/Microprocessor/db/Microprocessor.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717075462553 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instruction_memory:Instruction_Memory\|mem " "RAM logic \"instruction_memory:Instruction_Memory\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "instruction_memory.sv" "mem" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 39 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1717075462582 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717075462582 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/fredi/Documents/miniprocessor/Microprocessor/db/Microprocessor.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/fredi/Documents/miniprocessor/Microprocessor/db/Microprocessor.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1717075462583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717075462851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[0\] GND " "Pin \"output_data\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[1\] GND " "Pin \"output_data\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[2\] GND " "Pin \"output_data\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[3\] GND " "Pin \"output_data\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[4\] GND " "Pin \"output_data\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[5\] GND " "Pin \"output_data\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[6\] GND " "Pin \"output_data\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[7\] GND " "Pin \"output_data\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[8\] GND " "Pin \"output_data\[8\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[9\] GND " "Pin \"output_data\[9\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[10\] GND " "Pin \"output_data\[10\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[11\] GND " "Pin \"output_data\[11\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[12\] GND " "Pin \"output_data\[12\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[13\] GND " "Pin \"output_data\[13\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[14\] GND " "Pin \"output_data\[14\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[15\] GND " "Pin \"output_data\[15\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[16\] GND " "Pin \"output_data\[16\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[17\] GND " "Pin \"output_data\[17\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[18\] GND " "Pin \"output_data\[18\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[19\] GND " "Pin \"output_data\[19\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[20\] GND " "Pin \"output_data\[20\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[21\] GND " "Pin \"output_data\[21\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[22\] GND " "Pin \"output_data\[22\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[23\] GND " "Pin \"output_data\[23\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[24\] GND " "Pin \"output_data\[24\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[25\] GND " "Pin \"output_data\[25\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[26\] GND " "Pin \"output_data\[26\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[27\] GND " "Pin \"output_data\[27\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[28\] GND " "Pin \"output_data\[28\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[29\] GND " "Pin \"output_data\[29\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[30\] GND " "Pin \"output_data\[30\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_data\[31\] GND " "Pin \"output_data\[31\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717075462869 "|Microprocessor|output_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717075462869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "284 " "284 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717075462920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file /home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075463043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717075463238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717075463238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717075463649 "|Microprocessor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717075463649 "|Microprocessor|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717075463649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717075463654 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717075463654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717075463654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717075463699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 07:24:23 2024 " "Processing ended: Thu May 30 07:24:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717075463699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717075463699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717075463699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717075463699 ""}
