#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f59280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f4c020 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1f5a5d0 .functor NOT 1, L_0x1f994e0, C4<0>, C4<0>, C4<0>;
L_0x1f992e0 .functor XOR 3, L_0x1f99080, L_0x1f99240, C4<000>, C4<000>;
L_0x1f993f0 .functor XOR 3, L_0x1f992e0, L_0x1f99350, C4<000>, C4<000>;
v0x1f96740_0 .net *"_ivl_10", 2 0, L_0x1f99350;  1 drivers
v0x1f96840_0 .net *"_ivl_12", 2 0, L_0x1f993f0;  1 drivers
v0x1f96920_0 .net *"_ivl_2", 2 0, L_0x1f98fe0;  1 drivers
v0x1f969e0_0 .net *"_ivl_4", 2 0, L_0x1f99080;  1 drivers
v0x1f96ac0_0 .net *"_ivl_6", 2 0, L_0x1f99240;  1 drivers
v0x1f96bf0_0 .net *"_ivl_8", 2 0, L_0x1f992e0;  1 drivers
v0x1f96cd0_0 .var "clk", 0 0;
v0x1f96d70_0 .net "in", 3 0, v0x1f94b80_0;  1 drivers
v0x1f96e10_0 .net "out_and_dut", 0 0, L_0x1f631f0;  1 drivers
v0x1f96eb0_0 .net "out_and_ref", 0 0, L_0x1f97850;  1 drivers
v0x1f96f80_0 .net "out_or_dut", 0 0, L_0x1f98560;  1 drivers
v0x1f97050_0 .net "out_or_ref", 0 0, L_0x1f978f0;  1 drivers
v0x1f97120_0 .net "out_xor_dut", 0 0, L_0x1f98e80;  1 drivers
v0x1f971f0_0 .net "out_xor_ref", 0 0, L_0x1f97990;  1 drivers
v0x1f972c0_0 .var/2u "stats1", 287 0;
v0x1f97360_0 .var/2u "strobe", 0 0;
v0x1f97400_0 .net "tb_match", 0 0, L_0x1f994e0;  1 drivers
v0x1f975b0_0 .net "tb_mismatch", 0 0, L_0x1f5a5d0;  1 drivers
v0x1f97650_0 .net "wavedrom_enable", 0 0, v0x1f94c40_0;  1 drivers
v0x1f97720_0 .net "wavedrom_title", 511 0, v0x1f94ce0_0;  1 drivers
L_0x1f98fe0 .concat [ 1 1 1 0], L_0x1f97990, L_0x1f978f0, L_0x1f97850;
L_0x1f99080 .concat [ 1 1 1 0], L_0x1f97990, L_0x1f978f0, L_0x1f97850;
L_0x1f99240 .concat [ 1 1 1 0], L_0x1f98e80, L_0x1f98560, L_0x1f631f0;
L_0x1f99350 .concat [ 1 1 1 0], L_0x1f97990, L_0x1f978f0, L_0x1f97850;
L_0x1f994e0 .cmp/eeq 3, L_0x1f98fe0, L_0x1f993f0;
S_0x1f622a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f4c020;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x1f5a840_0 .net "in", 3 0, v0x1f94b80_0;  alias, 1 drivers
v0x1f5a8e0_0 .net "out_and", 0 0, L_0x1f97850;  alias, 1 drivers
v0x1f4efd0_0 .net "out_or", 0 0, L_0x1f978f0;  alias, 1 drivers
v0x1f4f1f0_0 .net "out_xor", 0 0, L_0x1f97990;  alias, 1 drivers
L_0x1f97850 .reduce/and v0x1f94b80_0;
L_0x1f978f0 .reduce/or v0x1f94b80_0;
L_0x1f97990 .reduce/xor v0x1f94b80_0;
S_0x1f942d0 .scope module, "stim1" "stimulus_gen" 3 95, 3 18 0, S_0x1f4c020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1f94ac0_0 .net "clk", 0 0, v0x1f96cd0_0;  1 drivers
v0x1f94b80_0 .var "in", 3 0;
v0x1f94c40_0 .var "wavedrom_enable", 0 0;
v0x1f94ce0_0 .var "wavedrom_title", 511 0;
E_0x1f5e0e0/0 .event negedge, v0x1f94ac0_0;
E_0x1f5e0e0/1 .event posedge, v0x1f94ac0_0;
E_0x1f5e0e0 .event/or E_0x1f5e0e0/0, E_0x1f5e0e0/1;
E_0x1f5e330 .event negedge, v0x1f94ac0_0;
E_0x1f5e590 .event posedge, v0x1f94ac0_0;
S_0x1f945c0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1f942d0;
 .timescale -12 -12;
v0x1f947c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f948c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1f942d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f94e50 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0x1f4c020;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
L_0x1f4ef00 .functor AND 1, L_0x1f97a80, L_0x1f97b20, C4<1>, C4<1>;
L_0x1f4f120 .functor AND 1, L_0x1f4ef00, L_0x1f97d70, C4<1>, C4<1>;
L_0x1f631f0 .functor AND 1, L_0x1f4f120, L_0x1f97eb0, C4<1>, C4<1>;
L_0x1f5a640 .functor OR 1, L_0x1f98070, L_0x1f98110, C4<0>, C4<0>;
L_0x1f98360 .functor OR 1, L_0x1f5a640, L_0x1f982c0, C4<0>, C4<0>;
L_0x1f98560 .functor OR 1, L_0x1f98360, L_0x1f98470, C4<0>, C4<0>;
L_0x1f98ab0 .functor XOR 1, L_0x1f98700, L_0x1f987a0, C4<0>, C4<0>;
L_0x1f98c10 .functor XOR 1, L_0x1f98ab0, L_0x1f98b70, C4<0>, C4<0>;
L_0x1f98e80 .functor XOR 1, L_0x1f98c10, L_0x1f98d70, C4<0>, C4<0>;
v0x1f950f0_0 .net *"_ivl_1", 0 0, L_0x1f97a80;  1 drivers
v0x1f951d0_0 .net *"_ivl_11", 0 0, L_0x1f97eb0;  1 drivers
v0x1f952b0_0 .net *"_ivl_15", 0 0, L_0x1f98070;  1 drivers
v0x1f953a0_0 .net *"_ivl_17", 0 0, L_0x1f98110;  1 drivers
v0x1f95480_0 .net *"_ivl_18", 0 0, L_0x1f5a640;  1 drivers
v0x1f955b0_0 .net *"_ivl_21", 0 0, L_0x1f982c0;  1 drivers
v0x1f95690_0 .net *"_ivl_22", 0 0, L_0x1f98360;  1 drivers
v0x1f95770_0 .net *"_ivl_25", 0 0, L_0x1f98470;  1 drivers
v0x1f95850_0 .net *"_ivl_29", 0 0, L_0x1f98700;  1 drivers
v0x1f959c0_0 .net *"_ivl_3", 0 0, L_0x1f97b20;  1 drivers
v0x1f95aa0_0 .net *"_ivl_31", 0 0, L_0x1f987a0;  1 drivers
v0x1f95b80_0 .net *"_ivl_32", 0 0, L_0x1f98ab0;  1 drivers
v0x1f95c60_0 .net *"_ivl_35", 0 0, L_0x1f98b70;  1 drivers
v0x1f95d40_0 .net *"_ivl_36", 0 0, L_0x1f98c10;  1 drivers
v0x1f95e20_0 .net *"_ivl_39", 0 0, L_0x1f98d70;  1 drivers
v0x1f95f00_0 .net *"_ivl_4", 0 0, L_0x1f4ef00;  1 drivers
v0x1f95fe0_0 .net *"_ivl_7", 0 0, L_0x1f97d70;  1 drivers
v0x1f960c0_0 .net *"_ivl_8", 0 0, L_0x1f4f120;  1 drivers
v0x1f961a0_0 .net "in", 3 0, v0x1f94b80_0;  alias, 1 drivers
v0x1f96260_0 .net "out_and", 0 0, L_0x1f631f0;  alias, 1 drivers
v0x1f96320_0 .net "out_or", 0 0, L_0x1f98560;  alias, 1 drivers
v0x1f963e0_0 .net "out_xor", 0 0, L_0x1f98e80;  alias, 1 drivers
L_0x1f97a80 .part v0x1f94b80_0, 0, 1;
L_0x1f97b20 .part v0x1f94b80_0, 1, 1;
L_0x1f97d70 .part v0x1f94b80_0, 2, 1;
L_0x1f97eb0 .part v0x1f94b80_0, 3, 1;
L_0x1f98070 .part v0x1f94b80_0, 0, 1;
L_0x1f98110 .part v0x1f94b80_0, 1, 1;
L_0x1f982c0 .part v0x1f94b80_0, 2, 1;
L_0x1f98470 .part v0x1f94b80_0, 3, 1;
L_0x1f98700 .part v0x1f94b80_0, 0, 1;
L_0x1f987a0 .part v0x1f94b80_0, 1, 1;
L_0x1f98b70 .part v0x1f94b80_0, 2, 1;
L_0x1f98d70 .part v0x1f94b80_0, 3, 1;
S_0x1f96520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1f4c020;
 .timescale -12 -12;
E_0x1f48a20 .event anyedge, v0x1f97360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f97360_0;
    %nor/r;
    %assign/vec4 v0x1f97360_0, 0;
    %wait E_0x1f48a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f942d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f94b80_0, 0;
    %wait E_0x1f5e330;
    %wait E_0x1f5e590;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5e590;
    %load/vec4 v0x1f94b80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1f94b80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f5e330;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f948c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5e0e0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f94b80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f4c020;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f96cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f97360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f4c020;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f96cd0_0;
    %inv;
    %store/vec4 v0x1f96cd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f4c020;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f94ac0_0, v0x1f975b0_0, v0x1f96d70_0, v0x1f96eb0_0, v0x1f96e10_0, v0x1f97050_0, v0x1f96f80_0, v0x1f971f0_0, v0x1f97120_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f4c020;
T_7 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 130 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f4c020;
T_8 ;
    %wait E_0x1f5e0e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f972c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
    %load/vec4 v0x1f97400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f972c0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f96eb0_0;
    %load/vec4 v0x1f96eb0_0;
    %load/vec4 v0x1f96e10_0;
    %xor;
    %load/vec4 v0x1f96eb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f97050_0;
    %load/vec4 v0x1f97050_0;
    %load/vec4 v0x1f96f80_0;
    %xor;
    %load/vec4 v0x1f97050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f971f0_0;
    %load/vec4 v0x1f971f0_0;
    %load/vec4 v0x1f97120_0;
    %xor;
    %load/vec4 v0x1f971f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f972c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f972c0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates4/gates4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/gates4/iter0/response0/top_module.sv";
