#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan  5 13:06:49 2021
# Process ID: 11784
# Current directory: E:/school/EOS/Opdracht/EOS/Game_EOS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18520 E:\school\EOS\Opdracht\EOS\Game_EOS\Game_EOS.xpr
# Log file: E:/school/EOS/Opdracht/EOS/Game_EOS/vivado.log
# Journal file: E:/school/EOS/Opdracht/EOS/Game_EOS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1060.863 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 14:17:07 2021...
pdracht/EOS/Game_EOS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:rotary_encoder:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:rotary_encoder:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:rotary_encoder:1.0]
set_property  ip_repo_paths  {E:/school/EOS/Opdracht/EOS/Game_EOS/../ip_repo/rotary_encoder_1.0 {E:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo} E:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_rotary_encoder_v1_0 -directory E:/school/EOS/Opdracht/EOS/Game_EOS/../ip_repo e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1471.430 ; gain = 112.664
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0/src E:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0/hdl/encoder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_i' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\xilinx.com_user_rotary_encoder_1.0.zip} [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\src\encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\hdl\rotary_encoder_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\hdl\rotary_encoder_v1_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\src\encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\hdl\rotary_encoder_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\hdl\rotary_encoder_v1_0.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {e:\school\EOS\Opdracht\EOS\ip_repo\rotary_encoder_1.0\xilinx.com_user_rotary_encoder_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0'
create_peripheral xilinx.com user Matrix 1.0 -dir E:/school/EOS/Opdracht/EOS/Game_EOS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Matrix:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Matrix:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Matrix:1.0]
set_property  ip_repo_paths  {E:/school/EOS/Opdracht/EOS/Game_EOS/../ip_repo/Matrix_1.0 E:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0 {E:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo} E:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_Matrix_v1_0 -directory E:/school/EOS/Opdracht/EOS/Game_EOS/../ip_repo e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/rotary_encoder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/Rotary encoder/ipblok/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/LEDmatrix_ipblok/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0/src E:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0/hdl/MATRIX_IPBLOK.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\Matrix_1.0\hdl\Matrix_v1_0_S00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\school\EOS\Opdracht\EOS\ip_repo\Matrix_1.0\hdl\Matrix_v1_0.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {e:\school\EOS\Opdracht\EOS\ip_repo\Matrix_1.0\xilinx.com_user_Matrix_1.0.zip} [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {e:\school\EOS\Opdracht\EOS\ip_repo\Matrix_1.0\xilinx.com_user_Matrix_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo/Matrix_1.0'
open_bd_design {E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:my_rotary_en:1.0 - my_rotary_en_0
Adding component instance block -- xilinx.com:user:MATRIX_IPBLOK_DEF:1.0 - MATRIX_IPBLOK_DEF_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MATRIX_IPBLOK_DEF_0/clk_10Mhz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /my_rotary_en_0/reset_i(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /MATRIX_IPBLOK_DEF_0/reset(rst)
Successfully read diagram <design_1> from BD file <E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1754.188 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets a_i_0_1] [get_bd_nets b_i_0_1] [get_bd_cells my_rotary_en_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets MATRIX_IPBLOK_DEF_0_sh_cp] [get_bd_nets MATRIX_IPBLOK_DEF_0_st_cp] [get_bd_nets MATRIX_IPBLOK_DEF_0_ds] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_locked] [get_bd_cells MATRIX_IPBLOK_DEF_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/school/EOS/Opdracht/EOS/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/school/EOS/Opdracht/EOS/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Matrix:1.0 Matrix_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:rotary_encoder:1.0 rotary_encoder_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Matrix_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Matrix_0/S00_AXI]
Slave segment '/Matrix_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/rotary_encoder_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins rotary_encoder_0/S00_AXI]
Slave segment '/rotary_encoder_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_ports b_i_0] [get_bd_pins rotary_encoder_0/b_i]
connect_bd_net [get_bd_ports a_i_0] [get_bd_pins rotary_encoder_0/a_i]
regenerate_bd_layout
connect_bd_net [get_bd_ports sh_cp_0] [get_bd_pins Matrix_0/sh_cp]
connect_bd_net [get_bd_ports st_cp_0] [get_bd_pins Matrix_0/st_cp]
connect_bd_net [get_bd_ports ds_0] [get_bd_pins Matrix_0/ds]
regenerate_bd_layout
connect_bd_net [get_bd_pins rotary_encoder_0/reset_i] [get_bd_pins Matrix_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rotary_encoder_0/reset_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rotary_encoder_0/reset_i(rst) and /clk_wiz_0/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Matrix_0/reset(rst) and /clk_wiz_0/locked(undef)
connect_bd_net [get_bd_pins Matrix_0/clk_10Mhz] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Matrix_0/clk_10Mhz(undef) and /clk_wiz_0/clk_out1(clk)
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <E:\school\EOS\Opdracht\EOS\Game_EOS\Game_EOS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <E:\school\EOS\Opdracht\EOS\Game_EOS\Game_EOS.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Matrix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rotary_encoder_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 49a05de44aff9198; cache size = 4.600 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 49a05de44aff9198; cache size = 4.600 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 47b95ea368aa0b9a; cache size = 4.600 MB.
[Tue Jan  5 14:22:38 2021] Launched design_1_Matrix_0_0_synth_1, design_1_rotary_encoder_0_0_synth_1...
Run output will be captured here:
design_1_Matrix_0_0_synth_1: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.runs/design_1_Matrix_0_0_synth_1/runme.log
design_1_rotary_encoder_0_0_synth_1: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.runs/design_1_rotary_encoder_0_0_synth_1/runme.log
[Tue Jan  5 14:22:38 2021] Launched synth_1...
Run output will be captured here: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.805 ; gain = 40.617
launch_runs impl_1 -jobs 12
[Tue Jan  5 14:24:13 2021] Launched impl_1...
Run output will be captured here: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_Matrix_0_0/design_1_Matrix_0_0.dcp' for cell 'design_1_i/Matrix_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rotary_encoder_0_0/design_1_rotary_encoder_0_0.dcp' for cell 'design_1_i/rotary_encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1939.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2649.539 ; gain = 566.863
Finished Parsing XDC File [e:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2649.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2658.258 ; gain = 849.332
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2658.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2696.215 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 2696.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2696.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Jan  5 14:26:32 2021] Launched impl_1...
Run output will be captured here: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.runs/impl_1/runme.log
set_property pfm_name {} [get_files -all {E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/school/EOS/Opdracht/EOS/Game_EOS/Game_EOS.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.527 ; gain = 33.922
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
