# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model hardware
.inputs clk_16mhz pin_2 flash_io0 flash_io1 flash_io2 flash_io3
.outputs pin_pu pin_usbp pin_usbn pin_1 user_led flash_csb flash_clk flash_io0 flash_io1 flash_io2 flash_io3
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[0] I1=soc.cpu.mem_rdata_latched[1] I2=$false I3=$false O=$abc$61454$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n3983 I1=$abc$61454$n3881 I2=soc.cpu.mem_16bit_buffer[0] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[0] I1=$abc$61454$n8004 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n3881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3905 I1=$abc$61454$n3883 I2=soc.cpu.mem_valid I3=$abc$61454$n3947 O=soc.cpu.mem_xfer
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$61454$n3901 I1=$abc$61454$n3884 I2=$false I3=$false O=$abc$61454$n3883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n3885 I1=$abc$61454$n3898 I2=$abc$61454$n3900 I3=soc.ram_ready O=$abc$61454$n3884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n3886 I1=$abc$61454$n3889 I2=$abc$61454$n3892 I3=$abc$61454$n3895 O=$abc$61454$n3885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=soc.cpu.mem_addr[3] I2=$abc$61454$n3887 I3=$abc$61454$n3888 O=$abc$61454$n3886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[0] I1=soc.cpu.mem_addr[1] I2=$false I3=$false O=$abc$61454$n3887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.cpu.mem_addr[5] I2=soc.cpu.mem_addr[6] I3=soc.cpu.mem_addr[7] O=$abc$61454$n3888
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n3890 I1=$abc$61454$n3891 I2=$false I3=$false O=$abc$61454$n3889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=soc.cpu.mem_addr[21] I2=soc.cpu.mem_addr[22] I3=soc.cpu.mem_addr[23] O=$abc$61454$n3890
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=soc.cpu.mem_addr[17] I2=soc.cpu.mem_addr[18] I3=soc.cpu.mem_addr[19] O=$abc$61454$n3891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=$abc$61454$n3894 I2=$abc$61454$n3893 I3=soc.cpu.mem_valid O=$abc$61454$n3892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=soc.cpu.mem_addr[9] I2=soc.cpu.mem_addr[10] I3=soc.cpu.mem_addr[11] O=$abc$61454$n3893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.cpu.mem_addr[14] I2=soc.cpu.mem_addr[15] I3=$false O=$abc$61454$n3894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=$abc$61454$n3897 I2=$abc$61454$n3896 I3=$false O=$abc$61454$n3895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[28] I1=soc.cpu.mem_addr[29] I2=soc.cpu.mem_addr[30] I3=soc.cpu.mem_addr[31] O=$abc$61454$n3896
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=soc.cpu.mem_addr[26] I2=soc.cpu.mem_addr[25] I3=$false O=$abc$61454$n3897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n3889 I1=$abc$61454$n3899 I2=$abc$61454$n3892 I3=$abc$61454$n3895 O=$abc$61454$n3898
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$abc$61454$n3888 I2=soc.cpu.mem_addr[2] I3=$abc$61454$n3887 O=$abc$61454$n3899
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n10271 I1=soc.cpu.mem_valid I2=iomem_ready I3=$false O=$abc$61454$n3900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.simpleuart.send_dummy I1=$abc$61454$n3904 I2=soc.cpu.mem_wstrb[0] I3=$abc$61454$n3902 O=$abc$61454$n3901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n3889 I1=$abc$61454$n3892 I2=$abc$61454$n3895 I3=$abc$61454$n3903 O=$abc$61454$n3902
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$abc$61454$n3888 I2=$abc$61454$n3887 I3=soc.cpu.mem_addr[3] O=$abc$61454$n3903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[0] I1=soc.simpleuart.send_bitcnt[1] I2=soc.simpleuart.send_bitcnt[2] I3=soc.simpleuart.send_bitcnt[3] O=$abc$61454$n3904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3914 I2=$false I3=$false O=$abc$61454$n3905
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n3885 I1=$abc$61454$n10265 I2=$abc$61454$n3907 I3=$abc$61454$n3913 O=soc.spimemio.valid
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$61454$n3886 I1=$abc$61454$n3889 I2=$abc$61454$n3908 I3=soc.cpu.mem_addr[13] O=$abc$61454$n3907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n3893 I1=$abc$61454$n3894 I2=$abc$61454$n3896 I3=$abc$61454$n3909 O=$abc$61454$n3908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=soc.cpu.mem_addr[25] I2=soc.cpu.mem_addr[27] I3=soc.cpu.mem_addr[26] O=$abc$61454$n3909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n3893 I1=$abc$61454$n3894 I2=$false I3=$false O=$abc$61454$n3911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=soc.cpu.mem_addr[13] I2=$abc$61454$n3896 I3=$abc$61454$n3897 O=$abc$61454$n3912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=$abc$61454$n10278 I2=$false I3=$false O=$abc$61454$n3913
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n3915 I1=$abc$61454$n3925 I2=$abc$61454$n3940 I3=$abc$61454$n3943 O=$abc$61454$n3914
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n3923 I1=$abc$61454$n3921 I2=$abc$61454$n3916 I3=$abc$61454$n3924 O=$abc$61454$n3915
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n3917 I1=$abc$61454$n3918 I2=$abc$61454$n3919 I3=$abc$61454$n3920 O=$abc$61454$n3916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[14] I1=soc.spimemio.rd_addr[14] I2=$false I3=$false O=$abc$61454$n3917
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.spimemio.rd_addr[11] I2=$false I3=$false O=$abc$61454$n3918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=soc.spimemio.rd_addr[20] I1=soc.cpu.mem_addr[20] I2=soc.spimemio.rd_addr[3] I3=soc.cpu.mem_addr[3] O=$abc$61454$n3919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=soc.spimemio.rd_addr[23] I2=soc.spimemio.rd_addr[10] I3=soc.cpu.mem_addr[10] O=$abc$61454$n3920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.rd_addr[22] I1=soc.cpu.mem_addr[22] I2=$abc$61454$n3922 I3=$false O=$abc$61454$n3921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[16] I1=soc.cpu.mem_addr[16] I2=soc.spimemio.rd_addr[4] I3=soc.cpu.mem_addr[4] O=$abc$61454$n3922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[5] I1=soc.spimemio.rd_addr[5] I2=$false I3=$false O=$abc$61454$n3923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.rd_addr[10] I2=soc.cpu.mem_addr[3] I3=soc.spimemio.rd_addr[3] O=$abc$61454$n3924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n3939 I1=$abc$61454$n8001 I2=$abc$61454$n3936 I3=$abc$61454$n3926 O=$abc$61454$n3925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n3927 I1=$abc$61454$n3928 I2=$abc$61454$n3929 I3=$abc$61454$n3930 O=$abc$61454$n3926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.spimemio.rd_addr[13] I2=$false I3=$false O=$abc$61454$n3927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=soc.spimemio.rd_addr[16] I2=soc.spimemio.rd_addr[12] I3=soc.cpu.mem_addr[12] O=$abc$61454$n3928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.rd_addr[18] I1=soc.cpu.mem_addr[18] I2=soc.cpu.mem_addr[12] I3=soc.spimemio.rd_addr[12] O=$abc$61454$n3929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=soc.spimemio.rd_addr[20] I2=soc.cpu.mem_addr[0] I3=soc.spimemio.rd_addr[0] O=$abc$61454$n3930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=soc.spimemio.rd_addr[8] I2=$false I3=$false O=$abc$61454$n3932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.spimemio.rd_addr[4] I2=soc.spimemio.rd_addr[0] I3=soc.cpu.mem_addr[0] O=$abc$61454$n3935_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.rd_addr[23] I1=soc.cpu.mem_addr[23] I2=$abc$61454$n3937_1 I3=$abc$61454$n3938 O=$abc$61454$n3936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=soc.spimemio.rd_addr[19] I2=$false I3=$false O=$abc$61454$n3937_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=soc.spimemio.rd_addr[18] I2=$false I3=$false O=$abc$61454$n3938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[14] I1=soc.cpu.mem_addr[14] I2=$false I3=$false O=$abc$61454$n3939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=soc.spimemio.rd_addr[21] I2=$abc$61454$n3941 I3=$abc$61454$n3942 O=$abc$61454$n3940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[1] I1=soc.spimemio.rd_addr[1] I2=$false I3=$false O=$abc$61454$n3941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=soc.spimemio.rd_addr[2] I2=$false I3=$false O=$abc$61454$n3942
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$61454$n3945 I1=$abc$61454$n3946 I2=soc.spimemio.rd_valid I3=$abc$61454$n3965 O=$abc$61454$n3943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[22] I1=soc.spimemio.rd_addr[22] I2=$false I3=$false O=$abc$61454$n3945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=soc.spimemio.rd_addr[9] I2=soc.cpu.mem_addr[15] I3=soc.spimemio.rd_addr[15] O=$abc$61454$n3946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word I1=$abc$61454$n3954 I2=soc.cpu.mem_do_rinst I3=soc.cpu.prefetched_high_word O=$abc$61454$n3947
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5653 I1=$abc$61454$n6495 I2=$false I3=$false O=soc.cpu.clear_prefetched_high_word
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=$abc$61454$n7349 I2=resetn I3=$false O=$abc$61454$n5653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$61454$n3951 I1=reset_cnt[5] I2=reset_cnt[4] I3=$false O=resetn
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=reset_cnt[3] I1=reset_cnt[2] I2=reset_cnt[1] I3=reset_cnt[0] O=$abc$61454$n3951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.irq_state[0] I2=$false I3=$false O=$abc$61454$n7349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.prefetched_high_word I1=soc.cpu.clear_prefetched_high_word_q I2=$false I3=$false O=$abc$61454$n6495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[1] I1=soc.cpu.reg_out[1] I2=$abc$61454$n3955 I3=$abc$61454$n3956 O=$abc$61454$n3954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=soc.cpu.latched_store I2=$false I3=$false O=$abc$61454$n3955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n3956
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n3960 I1=$abc$61454$n3966 I2=$abc$61454$n3973 I3=$abc$61454$n3977 O=$abc$61454$n3959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n3945 I1=$abc$61454$n3926 I2=$abc$61454$n3965 I3=$false O=$abc$61454$n3960
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.spimemio.rd_addr[15] I2=soc.cpu.mem_addr[17] I3=soc.spimemio.rd_addr[17] O=$abc$61454$n3965
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n3969 I1=$abc$61454$n3972 I2=$abc$61454$n8001 I3=$abc$61454$n3922 O=$abc$61454$n3966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[16] I1=soc.cpu.mem_addr[16] I2=$abc$61454$n3939 I3=$abc$61454$n3970 O=$abc$61454$n3969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.spimemio.rd_addr[23] I1=soc.cpu.mem_addr[23] I2=soc.spimemio.rd_addr[22] I3=soc.cpu.mem_addr[22] O=$abc$61454$n3970
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=soc.spimemio.rd_addr[7] I2=soc.cpu.mem_addr[9] I3=soc.spimemio.rd_addr[9] O=$abc$61454$n3972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n3916 I1=$abc$61454$n3974 I2=$abc$61454$n3976 I3=$false O=$abc$61454$n3973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=soc.spimemio.rd_addr[21] I2=$abc$61454$n3975 I3=$false O=$abc$61454$n3974
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.rd_addr[10] I2=soc.cpu.mem_addr[1] I3=soc.spimemio.rd_addr[1] O=$abc$61454$n3975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.spimemio.rd_addr[3] I1=soc.cpu.mem_addr[3] I2=soc.spimemio.rd_valid I3=$false O=$abc$61454$n3976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n3923 I1=$abc$61454$n3937_1 I2=$abc$61454$n3938 I3=$abc$61454$n3942 O=$abc$61454$n3977
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[0] I2=$abc$61454$n3885 I3=flash_io0_di O=$abc$61454$n3979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[0] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n3980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=soc.cpu.mem_rdata[16] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n3983
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=$false I3=$false O=$abc$61454$n3985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.memory.rdata[16] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n3988 O=$abc$61454$n3986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid I1=$abc$61454$n3902 I2=soc.ram_ready I3=$false O=$abc$61454$n3987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[16] I2=$abc$61454$n3885 I3=soc.spimemio.cfgreg_do[16] O=$abc$61454$n3988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word I1=$abc$61454$n3954 I2=soc.cpu.prefetched_high_word I3=soc.cpu.mem_la_secondword O=$abc$61454$n3991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3999 I1=$abc$61454$n3993 I2=soc.cpu.mem_16bit_buffer[1] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_rdata[17] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n3993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[17] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n3996 O=$abc$61454$n3995
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[17] I2=$abc$61454$n3885 I3=soc.spimemio.cfgreg_do[17] O=$abc$61454$n3996
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[1] I1=$abc$61454$n8011 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n3999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[1] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[1] I2=$abc$61454$n3885 I3=flash_io1_di O=$abc$61454$n4003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_wait I1=soc.cpu.pcpi_div.pcpi_wait I2=resetn I3=soc.cpu.pcpi_valid O=$abc$61454$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$61454$n1171 I1=$abc$61454$n4009 I2=$false I3=$false O=$abc$61454$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$abc$61454$n4010 I3=$false O=$abc$61454$n4009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.is_alu_reg_imm I3=$false O=$abc$61454$n4010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.instr_lui I2=soc.cpu.instr_auipc I3=$false O=$abc$61454$n1171
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$61454$n11 I1=soc.cpu.pcpi_div.pcpi_wr I2=$false I3=$false O=$abc$61454$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4014 I1=resetn I2=soc.cpu.pcpi_valid I3=$false O=$abc$61454$n11
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$61454$n4015 I1=$abc$61454$n4017 I2=$abc$61454$n4018 I3=$false O=$abc$61454$n4014
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[26] I1=soc.cpu.pcpi_insn[27] I2=$abc$61454$n4016 I3=$false O=$abc$61454$n4015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[28] I1=soc.cpu.pcpi_insn[29] I2=soc.cpu.pcpi_insn[30] I3=soc.cpu.pcpi_insn[31] O=$abc$61454$n4016
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[0] I1=soc.cpu.pcpi_insn[1] I2=soc.cpu.pcpi_insn[4] I3=soc.cpu.pcpi_insn[5] O=$abc$61454$n4017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[2] I1=soc.cpu.pcpi_insn[3] I2=soc.cpu.pcpi_insn[6] I3=soc.cpu.pcpi_insn[25] O=$abc$61454$n4018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.pcpi_wait_q I1=soc.cpu.pcpi_div.pcpi_wait I2=$false I3=$false O=soc.cpu.pcpi_div.start
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4021 I1=$abc$61454$n4030 I2=soc.cpu.cpu_state[4] I3=$abc$61454$n4029 O=$abc$61454$n72
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=$abc$61454$n4022 I2=$false I3=$false O=$abc$61454$n4021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4023 I1=$abc$61454$n4024 I2=resetn I3=$false O=$abc$61454$n4022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[1] I1=soc.cpu.mem_rdata_latched[0] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$61454$n4028 I1=soc.cpu.mem_do_rinst I2=soc.cpu.mem_xfer I3=$abc$61454$n4025 O=$abc$61454$n4024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=$abc$61454$n4027 I2=$abc$61454$n4026 I3=$false O=$abc$61454$n4025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=$false I3=$false O=$abc$61454$n4026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.mem_do_rinst I2=$false I3=$false O=$abc$61454$n4027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=$false I3=$false O=$abc$61454$n4028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4030 I1=$abc$61454$n4045 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n4029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4031 I1=$abc$61454$n4041 I2=$false I3=$false O=$abc$61454$n4030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4032 I1=$abc$61454$n4038 I2=$abc$61454$n4039 I3=$false O=$abc$61454$n4031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n4036 I1=$abc$61454$n4034 I2=$abc$61454$n4033 I3=$abc$61454$n4037 O=$abc$61454$n4032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=resetn I1=soc.cpu.reg_pc[0] I2=soc.cpu.mem_do_rinst I3=$false O=$abc$61454$n4033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n4035 I3=$false O=$abc$61454$n4034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=$false O=$abc$61454$n4035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=soc.cpu.mem_do_rdata I2=$false I3=$false O=$abc$61454$n4036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.irq_active I1=soc.cpu.irq_mask[2] I2=$false I3=$false O=$abc$61454$n4037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4033 I1=$abc$61454$n4036 I2=$abc$61454$n4037 I3=$false O=$abc$61454$n4038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4040 I1=$abc$61454$n4035 I2=$abc$61454$n4037 I3=$false O=$abc$61454$n4039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4036 I1=resetn I2=$false I3=$false O=$abc$61454$n4040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4044 I1=$abc$61454$n4040 I2=$abc$61454$n4042 I3=$abc$61454$n4043 O=$abc$61454$n4041
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$61454$n4033 I1=resetn I2=$abc$61454$n4034 I3=$false O=$abc$61454$n4042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4033 I1=resetn I2=$abc$61454$n4036 I3=$false O=$abc$61454$n4043
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_wordsize[2] I3=$abc$61454$n4037 O=$abc$61454$n4044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4046 I1=$abc$61454$n4058 I2=$abc$61454$n4066 I3=soc.cpu.is_sb_sh_sw O=$abc$61454$n4045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4047 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$61454$n4046
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4048 I1=$abc$61454$n4058 I2=$abc$61454$n4062 I3=$abc$61454$n4064 O=$abc$61454$n4047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4049 I1=$abc$61454$n4053 I2=$abc$61454$n4056 I3=$abc$61454$n4057 O=$abc$61454$n4048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4050 I1=$abc$61454$n4051 I2=$abc$61454$n4052 I3=$false O=$abc$61454$n4049
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=soc.cpu.instr_lw I2=soc.cpu.instr_lbu I3=soc.cpu.instr_blt O=$abc$61454$n4050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sb I2=$false I3=$false O=$abc$61454$n4051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_add I1=soc.cpu.instr_sub I2=$false I3=$false O=$abc$61454$n4052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_sltiu I2=$abc$61454$n4054 I3=$abc$61454$n4055 O=$abc$61454$n4053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_xor I1=soc.cpu.instr_xori I2=$false I3=$false O=$abc$61454$n4054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.instr_lhu I2=soc.cpu.instr_addi I3=soc.cpu.instr_lh O=$abc$61454$n4055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_or I1=soc.cpu.instr_sra I2=soc.cpu.instr_srl I3=soc.cpu.instr_sll O=$abc$61454$n4056
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_sltu I1=soc.cpu.instr_beq I2=soc.cpu.instr_waitirq I3=soc.cpu.instr_and O=$abc$61454$n4057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.instr_maskirq I2=$abc$61454$n4059 I3=$abc$61454$n4061 O=$abc$61454$n4058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_rdinstrh I1=$abc$61454$n4060 I2=$false I3=$false O=$abc$61454$n4059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_rdinstr I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdcycle I3=$false O=$abc$61454$n4060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.instr_setq I2=soc.cpu.instr_getq I3=$false O=$abc$61454$n4061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_srai I1=soc.cpu.instr_andi I2=$abc$61454$n4063 I3=$false O=$abc$61454$n4062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.instr_ori I1=soc.cpu.instr_sw I2=soc.cpu.instr_lb I3=soc.cpu.instr_bltu O=$abc$61454$n4063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n1171 I1=soc.cpu.instr_srli I2=soc.cpu.instr_slli I3=$abc$61454$n4065 O=$abc$61454$n4064
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_bgeu I1=soc.cpu.instr_bge I2=soc.cpu.instr_bne I3=$false O=$abc$61454$n4065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.is_slli_srli_srai I1=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I2=soc.cpu.is_lui_auipc_jal I3=$false O=$abc$61454$n4066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n4069 I1=soc.cpu.cpu_state[2] I2=$abc$61454$n4068 I3=$abc$61454$n4030 O=$abc$61454$n167
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$61454$n4022 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[3] I3=$false O=$abc$61454$n4068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$abc$61454$n4070 I3=$abc$61454$n4066 O=$abc$61454$n4069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4047 I1=$abc$61454$n4058 I2=$false I3=$false O=$abc$61454$n4070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4072 I1=$abc$61454$n4112 I2=$abc$61454$n4108 I3=$abc$61454$n4030 O=$abc$61454$n242
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n4073 I1=soc.cpu.cpu_state[1] I2=$false I3=$false O=$abc$61454$n4072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4107 I1=$abc$61454$n4074 I2=$abc$61454$n7349 I3=$false O=$abc$61454$n4073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n4075 I1=$abc$61454$n4080 I2=$abc$61454$n4099 I3=$abc$61454$n4104 O=$abc$61454$n4074
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[29] I1=soc.cpu.irq_pending[29] I2=$abc$61454$n4079 I3=$abc$61454$n4076 O=$abc$61454$n4075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_pending[1] I2=$abc$61454$n4077 I3=$abc$61454$n4078 O=$abc$61454$n4076
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[7] I1=soc.cpu.irq_pending[7] I2=soc.cpu.irq_mask[4] I3=soc.cpu.irq_pending[4] O=$abc$61454$n4077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_mask[22] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_mask[21] I3=soc.cpu.irq_pending[21] O=$abc$61454$n4078
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_mask[18] I1=soc.cpu.irq_pending[18] I2=$false I3=$false O=$abc$61454$n4079
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4081 I1=$abc$61454$n4084 I2=$abc$61454$n4089 I3=$abc$61454$n4094 O=$abc$61454$n4080
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[13] I1=soc.cpu.irq_pending[13] I2=$abc$61454$n4082 I3=$abc$61454$n4083 O=$abc$61454$n4081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=soc.cpu.irq_mask[14] I1=soc.cpu.irq_pending[14] I2=$false I3=$false O=$abc$61454$n4082
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.irq_pending[2] I2=$false I3=$false O=$abc$61454$n4083
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4085 I1=$abc$61454$n4086 I2=$abc$61454$n4087 I3=$abc$61454$n4088 O=$abc$61454$n4084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[16] I1=soc.cpu.irq_pending[16] I2=$false I3=$false O=$abc$61454$n4085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[31] I1=soc.cpu.irq_pending[31] I2=$false I3=$false O=$abc$61454$n4086
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[19] I1=soc.cpu.irq_pending[19] I2=$false I3=$false O=$abc$61454$n4087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[28] I1=soc.cpu.irq_pending[28] I2=$false I3=$false O=$abc$61454$n4088
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4090 I1=$abc$61454$n4091 I2=$abc$61454$n4092 I3=$abc$61454$n4093 O=$abc$61454$n4089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[23] I1=soc.cpu.irq_pending[23] I2=$false I3=$false O=$abc$61454$n4090
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[9] I1=soc.cpu.irq_pending[9] I2=$false I3=$false O=$abc$61454$n4091
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[20] I1=soc.cpu.irq_pending[20] I2=$false I3=$false O=$abc$61454$n4092
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[10] I1=soc.cpu.irq_pending[10] I2=$false I3=$false O=$abc$61454$n4093
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4095 I1=$abc$61454$n4096 I2=$abc$61454$n4097 I3=$abc$61454$n4098 O=$abc$61454$n4094
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[17] I1=soc.cpu.irq_pending[17] I2=$false I3=$false O=$abc$61454$n4095
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[30] I1=soc.cpu.irq_pending[30] I2=$false I3=$false O=$abc$61454$n4096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[25] I1=soc.cpu.irq_pending[25] I2=$false I3=$false O=$abc$61454$n4097
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[26] I1=soc.cpu.irq_pending[26] I2=$false I3=$false O=$abc$61454$n4098
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4100 I1=$abc$61454$n4101 I2=$abc$61454$n4102 I3=$abc$61454$n4103 O=$abc$61454$n4099
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[15] I1=soc.cpu.irq_pending[15] I2=$false I3=$false O=$abc$61454$n4100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[8] I1=soc.cpu.irq_pending[8] I2=$false I3=$false O=$abc$61454$n4101
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[11] I1=soc.cpu.irq_pending[11] I2=$false I3=$false O=$abc$61454$n4102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[12] I1=soc.cpu.irq_pending[12] I2=soc.cpu.irq_mask[3] I3=soc.cpu.irq_pending[3] O=$abc$61454$n4103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_pending[0] I2=$abc$61454$n4105 I3=$abc$61454$n4106 O=$abc$61454$n4104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[27] I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$61454$n4105
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_mask[6] I1=soc.cpu.irq_pending[6] I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$61454$n4106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_delay I1=soc.cpu.irq_active I2=soc.cpu.decoder_trigger I3=$false O=$abc$61454$n4107
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4109 I1=$abc$61454$n6497 I2=$false I3=$false O=$abc$61454$n4108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4047 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n4109
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_wr I1=soc.cpu.pcpi_div.pcpi_wr I2=$abc$61454$n4111 I3=$false O=$abc$61454$n6497
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout I1=soc.cpu.instr_ecall_ebreak I2=$false I3=$false O=$abc$61454$n4111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.instr_waitirq I2=soc.cpu.decoder_trigger I3=$false O=$abc$61454$n4112
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4120 I1=$abc$61454$n4114 I2=soc.cpu.mem_16bit_buffer[12] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$61454$n4115 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n4116 I1=$abc$61454$n3985 I2=$abc$61454$n4118 I3=$abc$61454$n4119 O=$abc$61454$n4115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[12] I2=$abc$61454$n3987 I3=$abc$61454$n4117 O=$abc$61454$n4116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[12] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[12] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[12] I2=$false I3=$false O=$abc$61454$n4119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata[28] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[28] I2=$abc$61454$n3987 I3=$abc$61454$n4123 O=$abc$61454$n4122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[28] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4123
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4134 I1=$abc$61454$n4127 I2=soc.cpu.mem_16bit_buffer[6] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=$abc$61454$n8015 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.memory.rdata[6] I1=$abc$61454$n4130 I2=soc.ram_ready I3=$false O=$abc$61454$n4129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n4131 I1=$abc$61454$n3902 I2=$abc$61454$n3898 I3=soc.simpleuart.cfg_divider[6] O=$abc$61454$n4130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[6] I1=soc.simpleuart.recv_buf_valid I2=$false I3=$false O=$abc$61454$n4131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.mem_rdata[22] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[22] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4137 O=$abc$61454$n4136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[22] I2=$abc$61454$n3885 I3=soc.spimemio.config_ddr O=$abc$61454$n4137
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4149 I1=$abc$61454$n4141 I2=soc.cpu.mem_16bit_buffer[2] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=$abc$61454$n8020 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4141
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[2] I2=$abc$61454$n3885 I3=flash_io2_di O=$abc$61454$n4144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[2] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4145
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=soc.cpu.mem_rdata[18] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[18] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4152 O=$abc$61454$n4151
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[18] I2=$abc$61454$n3885 I3=soc.spimemio.cfgreg_do[18] O=$abc$61454$n4152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4165 I1=$abc$61454$n4156 I2=soc.cpu.mem_16bit_buffer[4] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[4] I1=$abc$61454$n8025 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[4] I2=$abc$61454$n3885 I3=flash_clk O=$abc$61454$n4159
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.config_clk I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.config_en I3=$false O=flash_clk
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[4] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4161
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.mem_rdata[20] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4165
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[20] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4168 O=$abc$61454$n4167
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[20] I2=$abc$61454$n3885 I3=soc.spimemio.config_cont O=$abc$61454$n4168
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4181 I1=$abc$61454$n4172 I2=soc.cpu.mem_16bit_buffer[5] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[5] I1=$abc$61454$n8030_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[5] I2=$abc$61454$n3885 I3=flash_csb O=$abc$61454$n4175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.config_csb I1=soc.spimemio.xfer.flash_csb I2=soc.spimemio.config_en I3=$false O=flash_csb
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[5] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_rdata[21] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[21] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4184 O=$abc$61454$n4183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[21] I2=$abc$61454$n3885 I3=soc.spimemio.config_qspi O=$abc$61454$n4184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4194 I1=$abc$61454$n4188 I2=soc.cpu.mem_16bit_buffer[3] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.mem_rdata[19] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[19] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4191 O=$abc$61454$n4190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[19] I2=$abc$61454$n3885 I3=$abc$61454$n8116 O=$abc$61454$n4191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[3] I1=$abc$61454$n8037_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[3] I2=$abc$61454$n3885 I3=flash_io3_di O=$abc$61454$n4197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[3] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.instr_lw I1=soc.cpu.instr_lbu I2=soc.cpu.instr_lhu I3=$false O=$abc$61454$n1155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=soc.cpu.instr_blt I2=soc.cpu.instr_slti I3=$false O=$abc$61454$n1159
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$61454$n1171 I1=soc.cpu.instr_jalr I2=soc.cpu.instr_addi I3=$abc$61454$n4052 O=$abc$61454$n1168
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$61454$n4212 I1=$abc$61454$n4206 I2=soc.cpu.mem_16bit_buffer[7] I3=$abc$61454$n3991 O=soc.cpu.mem_rdata_latched[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=soc.cpu.mem_rdata[23] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n4208 I1=$abc$61454$n3985 I2=$abc$61454$n4210 I3=$abc$61454$n4211 O=soc.cpu.mem_rdata[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[23] I2=$abc$61454$n3987 I3=$abc$61454$n4209 O=$abc$61454$n4208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[23] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[23] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4210
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[23] I2=$false I3=$false O=$abc$61454$n4211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=$abc$61454$n4213 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4212
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n4214 I1=$abc$61454$n3985 I2=$abc$61454$n4221 I3=$abc$61454$n4222 O=$abc$61454$n4213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$61454$n4219 I1=$abc$61454$n4215 I2=soc.memory.rdata[7] I3=soc.ram_ready O=$abc$61454$n4214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$abc$61454$n3898 I2=$false I3=$false O=$abc$61454$n4215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[7] I1=soc.simpleuart.recv_buf_valid I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.spimemio.rdata[7] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[7] I2=$false I3=$false O=$abc$61454$n4222
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4224 I1=$abc$61454$n4231 I2=$abc$61454$n4234 I3=$false O=$abc$61454$n1223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$61454$n4230 I1=$abc$61454$n4641 I2=soc.cpu.mem_wordsize[2] I3=$false O=$abc$61454$n4224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4590 I1=resetn I2=$false I3=$false O=$abc$61454$n4641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=$abc$61454$n4227 I2=resetn I3=$abc$61454$n4228 O=$abc$61454$n4590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=$abc$61454$n4022 I1=soc.cpu.mem_do_prefetch I2=$false I3=$false O=$abc$61454$n4227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$61454$n4229 I2=$false I3=$false O=$abc$61454$n4228
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=$abc$61454$n4230 I2=$false I3=$false O=$abc$61454$n4229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=soc.cpu.cpu_state[3] I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n4230
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_lh I1=soc.cpu.instr_lhu I2=$abc$61454$n4232 I3=$false O=$abc$61454$n4231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n7127 I1=resetn I2=$false I3=$false O=$abc$61454$n4232
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4227 I1=soc.cpu.mem_do_rdata I2=$abc$61454$n4228 I3=$false O=$abc$61454$n7127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.instr_sh I2=$abc$61454$n4235 I3=$abc$61454$n4236 O=$abc$61454$n4234
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4227 I1=soc.cpu.mem_do_wdata I2=$false I3=$false O=$abc$61454$n4235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[4] I2=$false I3=$false O=$abc$61454$n4236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.state[4] I1=$abc$61454$n4294 I2=$abc$61454$n4238 I3=soc.spimemio.state[7] O=$abc$61454$n1254
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$61454$n4239 I1=$abc$61454$n4265 I2=$false I3=$false O=$abc$61454$n4238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4240 I1=soc.spimemio.xfer_resetn I2=$false I3=$false O=$abc$61454$n4239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.xfer.last_fetch I1=soc.spimemio.xfer.next_fetch I2=soc.spimemio.xfer.fetch I3=soc.spimemio.xfer.xfer_ddr_q O=$abc$61454$n4240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010111111110011
.gate SB_LUT4 I0=$abc$61454$n4264 I1=$abc$61454$n4259 I2=$abc$61454$n4262 I3=$abc$61454$n4242 O=soc.spimemio.xfer.next_fetch
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$61454$n4253 I1=$abc$61454$n4256 I2=$abc$61454$n4243 I3=$abc$61454$n4765 O=$abc$61454$n4242
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n4250 I1=$abc$61454$n4251 I2=$abc$61454$n4244 I3=soc.spimemio.xfer.count[1] O=$abc$61454$n4243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$61454$n10499 I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4245 O=$abc$61454$n4244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110001100000000
.gate SB_LUT4 I0=$abc$61454$n4246 I1=$abc$61454$n4247 I2=$abc$61454$n4248 I3=$false O=$abc$61454$n4245
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n5346 I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n4246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr I1=soc.spimemio.xfer.xfer_qspi I2=$false I3=$false O=$abc$61454$n4247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5343 I1=soc.spimemio.xfer.count[0] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n4248
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.spimemio.xfer.count[3] I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.count[1] I3=soc.spimemio.xfer.count[0] O=$abc$61454$n10499
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n10499 I1=soc.spimemio.xfer.count[2] I2=$false I3=$false O=$abc$61454$n4250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5343 I1=$abc$61454$n5346 I2=$abc$61454$n4252 I3=$false O=$abc$61454$n4251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr I1=soc.spimemio.xfer.xfer_qspi I2=$false I3=$false O=$abc$61454$n4252
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n9239 I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4254 O=$abc$61454$n4253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$61454$n9236 I1=soc.spimemio.xfer.count[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4255 O=$abc$61454$n4254
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$61454$n9238 I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n4255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n9237 I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n4256
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr I1=soc.spimemio.xfer.xfer_dspi I2=soc.spimemio.xfer.xfer_qspi I3=$false O=$abc$61454$n4257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.spimemio.xfer.dummy_count[0] I1=soc.spimemio.xfer.dummy_count[1] I2=soc.spimemio.xfer.dummy_count[2] I3=soc.spimemio.xfer.dummy_count[3] O=$abc$61454$n4765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$61454$n9262 I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4260 O=$abc$61454$n4259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$61454$n9259 I1=soc.spimemio.xfer.count[0] I2=$abc$61454$n4261 I3=soc.spimemio.xfer.flash_clk O=$abc$61454$n4260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$61454$n10499 I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n4261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4263 I2=$false I3=$false O=$abc$61454$n4262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4257 I1=soc.spimemio.xfer.xfer_qspi I2=$false I3=$false O=$abc$61454$n4263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n9261 I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.xfer_dspi O=$abc$61454$n4264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=soc.spimemio.jump I1=$abc$61454$n1271 I2=$false I3=$false O=$abc$61454$n4265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n3959 I1=soc.spimemio.valid I2=$false I3=$false O=$abc$61454$n4267
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=$abc$61454$n8183 I2=$abc$61454$n8179 I3=soc.cpu.mem_addr[16] O=$abc$61454$n4272
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=$abc$61454$n8167 I2=$abc$61454$n8148 I3=soc.cpu.mem_addr[0] O=$abc$61454$n4274
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$abc$61454$n8171 I2=$abc$61454$n8163 I3=soc.cpu.mem_addr[8] O=$abc$61454$n4275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n8171 I1=soc.cpu.mem_addr[12] I2=$abc$61454$n4278 I3=$false O=$abc$61454$n4277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n8177 I1=soc.cpu.mem_addr[15] I2=soc.cpu.mem_addr[14] I3=$abc$61454$n8175 O=$abc$61454$n4278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=$abc$61454$n8155 I2=soc.cpu.mem_addr[0] I3=$abc$61454$n8148 O=$abc$61454$n4280
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n4282 I1=$abc$61454$n4285 I2=$abc$61454$n4288 I3=$abc$61454$n4291 O=$abc$61454$n4281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[5] I1=$abc$61454$n8157 I2=$abc$61454$n4283 I3=$abc$61454$n4284 O=$abc$61454$n4282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=$abc$61454$n8173 I2=soc.cpu.mem_addr[19] I3=$abc$61454$n8185 O=$abc$61454$n4283
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$abc$61454$n8179 I2=soc.cpu.mem_addr[15] I3=$abc$61454$n8177 O=$abc$61454$n4284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$abc$61454$n8181 I2=$abc$61454$n4286 I3=$abc$61454$n4287 O=$abc$61454$n4285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=$abc$61454$n8187 I2=$abc$61454$n8183 I3=soc.cpu.mem_addr[18] O=$abc$61454$n4286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[22] I1=$abc$61454$n8191 I2=$abc$61454$n8175 I3=soc.cpu.mem_addr[14] O=$abc$61454$n4287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$abc$61454$n8193 I2=$abc$61454$n4289 I3=$abc$61454$n4290 O=$abc$61454$n4288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[6] I1=$abc$61454$n8159 I2=soc.cpu.mem_addr[11] I3=$abc$61454$n8169 O=$abc$61454$n4289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=$abc$61454$n8163 I2=$abc$61454$n8155 I3=soc.cpu.mem_addr[4] O=$abc$61454$n4290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$abc$61454$n8165 I2=$abc$61454$n3941 I3=$abc$61454$n4292 O=$abc$61454$n4291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$61454$n8167 I1=soc.cpu.mem_addr[10] I2=soc.cpu.mem_addr[7] I3=$abc$61454$n8161 O=$abc$61454$n4292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.spimemio.softreset I1=resetn I2=$false I3=$false O=$abc$61454$n1271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4295 I1=$abc$61454$n4265 I2=$false I3=$false O=$abc$61454$n4294
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.xfer.next_fetch I1=soc.spimemio.xfer_resetn I2=soc.spimemio.din_valid I3=$false O=$abc$61454$n4295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4300 I1=soc.spimemio.state[11] I2=$abc$61454$n4297 I3=$false O=$abc$61454$n1262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n4299 I1=$abc$61454$n4298 I2=$abc$61454$n1271 I3=soc.spimemio.state[3] O=$abc$61454$n4297
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.jump I2=$false I3=$false O=$abc$61454$n4298
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.spimemio.valid I1=soc.spimemio.rd_wait I2=$false I3=$false O=$abc$61454$n4299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4265 I1=$abc$61454$n4301 I2=$false I3=$false O=$abc$61454$n4300
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.xfer.next_fetch I1=soc.spimemio.xfer_resetn I2=soc.spimemio.din_valid I3=$false O=$abc$61454$n4301
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4238 I1=soc.spimemio.state[10] I2=$abc$61454$n4303 I3=$false O=$abc$61454$n1270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n1271 I1=$abc$61454$n4304 I2=$abc$61454$n4294 I3=soc.spimemio.state[2] O=$abc$61454$n4303
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.spimemio.config_cont I1=soc.spimemio.jump I2=$false I3=$false O=$abc$61454$n4304
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4294 I1=soc.spimemio.state[1] I2=$abc$61454$n4306 I3=$false O=$abc$61454$n1278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.spimemio.config_qspi I1=soc.spimemio.config_ddr I2=$abc$61454$n4300 I3=soc.spimemio.state[12] O=$abc$61454$n4306
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$61454$n6338 I1=soc.cpu.latched_rd[1] I2=$abc$61454$n4421 I3=$abc$61454$n4399 O=$abc$61454$n1291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=$abc$61454$n4309 I2=$abc$61454$n4573 I3=$false O=$abc$61454$n6338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4389 I1=$abc$61454$n4310 I2=soc.cpu.mem_rdata_latched[3] I3=$abc$61454$n4394 O=$abc$61454$n4309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n4388 I1=$abc$61454$n4387_1 I2=$abc$61454$n4311 I3=$false O=$abc$61454$n4310
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$61454$n4354 I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61454$n4312 I3=$false O=$abc$61454$n4311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n4314 I2=$false I3=$false O=$abc$61454$n4312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[1] I1=soc.cpu.mem_rdata_latched[0] I2=$false I3=$false O=$abc$61454$n4313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4328 I2=$abc$61454$n4341 I3=$false O=$abc$61454$n4314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4322 I1=$abc$61454$n4316 I2=soc.cpu.mem_16bit_buffer[15] I3=$abc$61454$n3991 O=$abc$61454$n4315
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=$abc$61454$n8045_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4316
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[15] I2=$abc$61454$n3987 I3=$abc$61454$n4319 O=$abc$61454$n4318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[15] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata[31] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4322
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.memory.rdata[31] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4325 O=$abc$61454$n4324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[31] I2=$abc$61454$n3885 I3=soc.spimemio.config_en O=$abc$61454$n4325
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4335_1 I1=$abc$61454$n4329 I2=soc.cpu.mem_16bit_buffer[13] I3=$abc$61454$n3991 O=$abc$61454$n4328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata[29] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[29] I2=$abc$61454$n3987 I3=$abc$61454$n4332 O=$abc$61454$n4331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[29] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$61454$n4336 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4335_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n4337 I1=$abc$61454$n3985 I2=$abc$61454$n4339 I3=$abc$61454$n4340 O=$abc$61454$n4336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[13] I2=$abc$61454$n3987 I3=$abc$61454$n4338 O=$abc$61454$n4337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[13] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[13] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[13] I2=$false I3=$false O=$abc$61454$n4340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4348 I1=$abc$61454$n4342 I2=soc.cpu.mem_16bit_buffer[14] I3=$abc$61454$n3991 O=$abc$61454$n4341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata[30] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n4344 I1=$abc$61454$n3985 I2=$abc$61454$n4346 I3=$abc$61454$n4347 O=soc.cpu.mem_rdata[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[30] I2=$abc$61454$n3987 I3=$abc$61454$n4345_1 O=$abc$61454$n4344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[30] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4345_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[30] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4346
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[30] I2=$false I3=$false O=$abc$61454$n4347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$61454$n8051_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[14] I2=$abc$61454$n3987 I3=$abc$61454$n4351 O=$abc$61454$n4350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[14] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n4373 I2=$false I3=$false O=$abc$61454$n4354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4362 I1=$abc$61454$n4356 I2=soc.cpu.mem_16bit_buffer[11] I3=$abc$61454$n3991 O=$abc$61454$n4355_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata[27] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[27] I2=$abc$61454$n3987 I3=$abc$61454$n4359 O=$abc$61454$n4358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[27] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=$abc$61454$n4363 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$61454$n4364 I1=$abc$61454$n3985 I2=$abc$61454$n4371 I3=$abc$61454$n4372 O=$abc$61454$n4363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.memory.rdata[11] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4365_1 O=$abc$61454$n4364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n4368 I1=soc.simpleuart.cfg_divider[11] I2=$abc$61454$n4366 I3=flash_io3_oe O=$abc$61454$n4365_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n3886 I1=$abc$61454$n3911 I2=$abc$61454$n3912 I3=$abc$61454$n4367 O=$abc$61454$n4366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n3890 I1=$abc$61454$n3891 I2=soc.cpu.mem_valid I3=$false O=$abc$61454$n4367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n3911 I1=$abc$61454$n3912 I2=$abc$61454$n4367 I3=$abc$61454$n3899 O=$abc$61454$n4368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.spimemio.config_en I1=$abc$61454$n8215 I2=$abc$61454$n4370 I3=$false O=flash_io3_oe
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n4765 I1=soc.spimemio.xfer.xfer_rd I2=soc.spimemio.config_en I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n4370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.spimemio.rdata[11] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[11] I2=$false I3=$false O=$abc$61454$n4372
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4380 I1=$abc$61454$n4374 I2=soc.cpu.mem_16bit_buffer[10] I3=$abc$61454$n3991 O=$abc$61454$n4373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata[26] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n4376 I1=$abc$61454$n3985 I2=$abc$61454$n4378 I3=$abc$61454$n4379 O=soc.cpu.mem_rdata[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[26] I2=$abc$61454$n3987 I3=$abc$61454$n4377_1 O=$abc$61454$n4376
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[26] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4377_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[26] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4378
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[26] I2=$false I3=$false O=$abc$61454$n4379
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[10] I1=$abc$61454$n8055_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.memory.rdata[10] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4383 O=$abc$61454$n4382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[10] I2=$abc$61454$n3885 I3=flash_io2_oe O=$abc$61454$n4383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.config_en I1=soc.spimemio.config_oe[2] I2=$abc$61454$n4370 I3=$false O=flash_io2_oe
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[0] I1=soc.cpu.mem_rdata_latched[1] I2=$false I3=$false O=$abc$61454$n4387_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4341 I2=$abc$61454$n4328 I3=$false O=$abc$61454$n4388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4392_1 I1=$abc$61454$n4390 I2=$abc$61454$n4393 I3=$false O=$abc$61454$n4389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4391 I2=$false I3=$false O=$abc$61454$n4390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4328 I1=$abc$61454$n4341 I2=$false I3=$false O=$abc$61454$n4391
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4328 I2=$false I3=$false O=$abc$61454$n4392_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[0] I1=soc.cpu.mem_rdata_latched[1] I2=$false I3=$false O=$abc$61454$n4393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4395 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4397_1 I1=$abc$61454$n4172 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=soc.cpu.mem_rdata[21] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4397_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4023 I1=$abc$61454$n4024 I2=resetn I3=soc.cpu.mem_do_rinst O=$abc$61454$n4573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n6342 I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[2] I3=$abc$61454$n6340 O=$abc$61454$n4399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4401 I1=$abc$61454$n4407 I2=soc.cpu.decoded_rs2[3] I3=$abc$61454$n4573 O=$abc$61454$n6342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n4402 I1=$abc$61454$n4355_1 I2=$abc$61454$n4403 I3=soc.cpu.mem_rdata_latched[5] O=$abc$61454$n4401
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4312 I2=$false I3=$false O=$abc$61454$n4402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4404 I1=$abc$61454$n4390 I2=$abc$61454$n4392_1 I3=$abc$61454$n4393 O=$abc$61454$n4403
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4405 I1=$abc$61454$n4406 I2=$false I3=$false O=$abc$61454$n4404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=soc.cpu.mem_rdata_latched[4] I2=soc.cpu.mem_rdata_latched[5] I3=$false O=$abc$61454$n4405
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=soc.cpu.mem_rdata_latched[3] I2=$false I3=$false O=$abc$61454$n4406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4411 I1=$abc$61454$n1 I2=$abc$61454$n4408 I3=$false O=$abc$61454$n4407
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4388 I1=$abc$61454$n4387_1 I2=$abc$61454$n4409 I3=$false O=$abc$61454$n4408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4314 I2=$abc$61454$n4410 I3=$abc$61454$n4313 O=$abc$61454$n4409
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n4373 I2=$false I3=$false O=$abc$61454$n4410
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4412 I1=$abc$61454$n4212 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4411
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=soc.cpu.mem_rdata[23] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4388 I1=$abc$61454$n4387_1 I2=$abc$61454$n4311 I3=$abc$61454$n4403 O=$abc$61454$n4415
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$61454$n4420 I1=$abc$61454$n4127 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.mem_rdata[22] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6336 I1=soc.cpu.latched_rd[0] I2=$abc$61454$n6344 I3=soc.cpu.latched_rd[4] O=$abc$61454$n4421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4428 I1=$abc$61454$n4423 I2=soc.cpu.decoded_rs2[0] I3=$abc$61454$n4573 O=$abc$61454$n6336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n6301 I1=$abc$61454$n4408 I2=$abc$61454$n4424 I3=$false O=$abc$61454$n4423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n4425 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4427 I1=$abc$61454$n4156 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4425
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=soc.cpu.mem_rdata[20] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4402 I1=$abc$61454$n4355_1 I2=$abc$61454$n4389 I3=soc.cpu.mem_rdata_latched[2] O=$abc$61454$n4428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$61454$n4431 I1=$abc$61454$n4430 I2=soc.cpu.decoded_rs2[4] I3=$abc$61454$n4573 O=$abc$61454$n6344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$61454$n4402 I1=$abc$61454$n4355_1 I2=$abc$61454$n4389 I3=soc.cpu.mem_rdata_latched[6] O=$abc$61454$n4430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$61454$n8059 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=iomem_rdata[8] I1=$abc$61454$n3900 I2=$abc$61454$n4441 I3=$false O=$abc$61454$n4440
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$61454$n4442 I1=soc.spimemio.rdata[8] I2=$abc$61454$n3900 I3=$abc$61454$n3985 O=$abc$61454$n4441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.memory.rdata[8] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4443 O=$abc$61454$n4442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[8] I2=$abc$61454$n3885 I3=flash_io0_oe O=$abc$61454$n4443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4257 I2=soc.spimemio.config_en I3=$abc$61454$n4445 O=flash_io0_oe
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4446 I2=soc.spimemio.config_oe[0] I3=soc.spimemio.config_en O=$abc$61454$n4445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.xfer_dspi I2=soc.spimemio.xfer.xfer_rd I3=$false O=$abc$61454$n4446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n4298 I1=soc.spimemio.state[0] I2=$abc$61454$n1271 I3=$false O=$abc$61454$n1295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n4452 I1=$abc$61454$n4449 I2=$abc$61454$n4030 I3=$false O=$abc$61454$n1342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n4451 I1=$abc$61454$n4450 I2=soc.cpu.cpu_state[0] I3=$false O=$abc$61454$n4449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_wr I1=soc.cpu.pcpi_div.pcpi_wr I2=$abc$61454$n4047 I3=$false O=$abc$61454$n4450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_active I2=$abc$61454$n4111 I3=soc.cpu.cpu_state[2] O=$abc$61454$n4451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$61454$n4034 I1=$abc$61454$n4040 I2=$abc$61454$n4033 I3=$false O=$abc$61454$n4452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n4481 I1=$abc$61454$n4022 I2=$abc$61454$n4454 I3=$abc$61454$n8068_1 O=$abc$61454$n1624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.cpu.cpu_state[4] I2=$abc$61454$n4030 I3=$abc$61454$n4021 O=$abc$61454$n4454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$61454$n4461 I1=$abc$61454$n4058 I2=$false I3=$false O=$abc$61454$n4460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.pcpi_wr I1=soc.cpu.pcpi_mul.pcpi_wr I2=$abc$61454$n4047 I3=$false O=$abc$61454$n4461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n4637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4073 I1=soc.cpu.cpu_state[1] I2=$false I3=$false O=$abc$61454$n4464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=$abc$61454$n4038 I2=soc.cpu.cpu_state[3] I3=resetn O=$abc$61454$n4465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_waitirq I3=$false O=$abc$61454$n4466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n4111 I1=soc.cpu.irq_active I2=soc.cpu.irq_mask[1] I3=$abc$61454$n4450 O=$abc$61454$n4470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4452 I1=$abc$61454$n4037 I2=$false I3=$false O=$abc$61454$n4471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=$abc$61454$n4073 I3=$abc$61454$n4473 O=$abc$61454$n4472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$61454$n4466 I1=soc.cpu.cpu_state[1] I2=$false I3=$false O=$abc$61454$n4473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$61454$n4474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4036 I1=$abc$61454$n4035 I2=resetn I3=$abc$61454$n4037 O=$abc$61454$n4480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4030 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$abc$61454$n4038 I3=soc.cpu.cpu_state[3] O=$abc$61454$n4481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.instr_mul I1=$abc$61454$n4484 I2=$false I3=$false O=soc.cpu.pcpi_mul.instr_any_mul
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.instr_mulh I1=soc.cpu.pcpi_mul.instr_mulhsu I2=soc.cpu.pcpi_mul.instr_mulhu I3=$false O=$abc$61454$n4484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.spimemio.state[12] I1=soc.spimemio.state[6] I2=$abc$61454$n4301 I3=$abc$61454$n4265 O=$abc$61454$n1778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.state[11] I1=soc.spimemio.state[5] I2=$abc$61454$n4301 I3=$abc$61454$n4265 O=$abc$61454$n1781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.state[4] I1=$abc$61454$n4300 I2=$abc$61454$n4488 I3=soc.spimemio.state[10] O=$abc$61454$n1786
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$61454$n4239 I1=$abc$61454$n4265 I2=$false I3=$false O=$abc$61454$n4488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$61454$n4300 I2=$abc$61454$n4491 I3=$abc$61454$n4490 O=$abc$61454$n1793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$61454$n4267 I1=$abc$61454$n4298 I2=$abc$61454$n1271 I3=soc.spimemio.state[9] O=$abc$61454$n4490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n1271 I1=soc.spimemio.jump I2=soc.spimemio.config_cont I3=$false O=$abc$61454$n4491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.state[8] I1=$abc$61454$n4493 I2=$abc$61454$n4301 I3=$abc$61454$n4265 O=$abc$61454$n1807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n4494 I1=$abc$61454$n4495 I2=soc.spimemio.state[1] I3=$false O=$abc$61454$n4493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n4299 I1=soc.spimemio.state[3] I2=$false I3=$false O=$abc$61454$n4494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.config_qspi I2=soc.spimemio.state[12] I3=$false O=$abc$61454$n4495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$61454$n4300 I2=$abc$61454$n4488 I3=soc.spimemio.state[7] O=$abc$61454$n1817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4502 I2=$abc$61454$n4404 I3=$abc$61454$n4521 O=$abc$61454$n4501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n4503 I1=$abc$61454$n4506 I2=$false I3=$false O=$abc$61454$n4502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4505 I1=$abc$61454$n4504 I2=soc.cpu.mem_16bit_buffer[8] I3=$abc$61454$n3991 O=$abc$61454$n4503
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[8] I1=$abc$61454$n4440 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.mem_rdata[24] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[7] I1=$abc$61454$n4355_1 I2=$abc$61454$n4373 I3=$abc$61454$n4507 O=$abc$61454$n4506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4514 I1=$abc$61454$n4508 I2=soc.cpu.mem_16bit_buffer[9] I3=$abc$61454$n3991 O=$abc$61454$n4507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=soc.cpu.mem_rdata[25] I2=soc.cpu.mem_xfer I3=$abc$61454$n3954 O=$abc$61454$n4508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n4510 I1=$abc$61454$n3985 I2=$abc$61454$n4512 I3=$abc$61454$n4513 O=soc.cpu.mem_rdata[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[25] I2=$abc$61454$n3987 I3=$abc$61454$n4511 O=$abc$61454$n4510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.memory.rdata[25] I1=soc.ram_ready I2=$false I3=$false O=$abc$61454$n4511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.rdata[25] I1=soc.spimemio.valid I2=$abc$61454$n3914 I3=$abc$61454$n3900 O=$abc$61454$n4512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n3900 I1=iomem_rdata[25] I2=$false I3=$false O=$abc$61454$n4513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=$abc$61454$n8078_1 I2=$abc$61454$n3954 I3=soc.cpu.mem_xfer O=$abc$61454$n4514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.memory.rdata[9] I1=soc.ram_ready I2=$abc$61454$n3987 I3=$abc$61454$n4517 O=$abc$61454$n4516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n4368 I1=soc.simpleuart.cfg_divider[9] I2=$abc$61454$n4366 I3=flash_io1_oe O=$abc$61454$n4517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4446 I2=soc.spimemio.config_oe[1] I3=soc.spimemio.config_en O=flash_io1_oe
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$61454$n4314 I1=$abc$61454$n4393 I2=$false I3=$false O=$abc$61454$n4521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4523 I1=$abc$61454$n4525 I2=$false I3=$false O=$abc$61454$n4522_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4387_1 I1=$abc$61454$n4524 I2=$false I3=$false O=$abc$61454$n4523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4341 I1=$abc$61454$n4328 I2=$false I3=$false O=$abc$61454$n4524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4527 I1=$abc$61454$n4314 I2=$abc$61454$n4526 I3=$abc$61454$n4313 O=$abc$61454$n4525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4341 I2=$false I3=$false O=$abc$61454$n4526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n4355_1 I2=soc.cpu.mem_rdata_latched[12] I3=$false O=$abc$61454$n4527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n4530_1 I2=$false I3=$false O=$abc$61454$n4529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4328 I2=$abc$61454$n4341 I3=$false O=$abc$61454$n4530_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4530_1 I2=$abc$61454$n4393 I3=$false O=$abc$61454$n4531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4537 I1=$abc$61454$n4533_1 I2=$false I3=$false O=$abc$61454$n4532_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4534 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4533_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4536 I1=$abc$61454$n4141 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=soc.cpu.mem_rdata[18] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4558 I1=$abc$61454$n4553 I2=$abc$61454$n4554 I3=$abc$61454$n4538 O=$abc$61454$n4537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4539 I1=$abc$61454$n4544 I2=$abc$61454$n4547 I3=$abc$61454$n4550 O=$abc$61454$n4538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4540 I1=$abc$61454$n4541 I2=$abc$61454$n4542_1 I3=$abc$61454$n4543 O=$abc$61454$n4539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=soc.cpu.mem_rdata[31] I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_xfer O=$abc$61454$n4540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=$abc$61454$n8045_1 I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_secondword O=$abc$61454$n4541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata[29] I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_xfer O=$abc$61454$n4542_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$61454$n4336 I2=soc.cpu.mem_xfer I3=soc.cpu.mem_la_secondword O=$abc$61454$n4543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n4545_1 I1=$abc$61454$n4348 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=soc.cpu.mem_rdata[30] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4545_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4549 I1=$abc$61454$n4114 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata[28] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4551 I1=$abc$61454$n4362 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata[27] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=soc.cpu.mem_rdata_latched[1] I2=soc.cpu.mem_rdata_latched[0] I3=soc.cpu.mem_rdata_latched[3] O=$abc$61454$n4553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=soc.cpu.mem_rdata_latched[4] I2=soc.cpu.mem_rdata_latched[5] I3=$abc$61454$n8080_1 O=$abc$61454$n4554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4559_1 I1=$abc$61454$n4380 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata[26] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4559_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4564 I1=$abc$61454$n4567 I2=$abc$61454$n4565_1 I3=$abc$61454$n4393 O=$abc$61454$n4563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4502 I2=$abc$61454$n4404 I3=$false O=$abc$61454$n4564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4566 I2=$false I3=$false O=$abc$61454$n4565_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4530_1 I1=soc.cpu.mem_rdata_latched[7] I2=$false I3=$false O=$abc$61454$n4566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4314 I1=soc.cpu.mem_rdata_latched[7] I2=$false I3=$false O=$abc$61454$n4567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4406 I1=$abc$61454$n4405 I2=soc.cpu.mem_rdata_latched[12] I3=$false O=$abc$61454$n4573_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4530_1 I2=$false I3=$false O=$abc$61454$n4574_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4578 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4579 I1=$abc$61454$n4194 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=soc.cpu.mem_rdata[19] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4573 I1=soc.cpu.decoded_rs1[2] I2=$abc$61454$n4585 I3=soc.cpu.latched_rd[2] O=$abc$61454$n4584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100001110
.gate SB_LUT4 I0=$abc$61454$n4501 I1=$abc$61454$n4586 I2=$abc$61454$n4507 I3=$abc$61454$n4587 O=$abc$61454$n4585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4523 I1=$abc$61454$n4529 I2=$abc$61454$n4531 I3=$abc$61454$n4525 O=$abc$61454$n4586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4588 I1=$abc$61454$n4537 I2=$abc$61454$n4573 I3=$false O=$abc$61454$n4587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n4589 I1=$abc$61454$n1 I2=$false I3=$false O=$abc$61454$n4588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4590_1 I1=$abc$61454$n3999 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_rdata[17] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4590_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4573 I1=soc.cpu.decoded_rs1[1] I2=$abc$61454$n4593_1 I3=$abc$61454$n4594_1 O=$abc$61454$n6417
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$61454$n4529 I1=$abc$61454$n4501 I2=$abc$61454$n4525 I3=$abc$61454$n4503 O=$abc$61454$n4593_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$61454$n4603_1 I1=$abc$61454$n4537 I2=$abc$61454$n4595_1 I3=$abc$61454$n4598 O=$abc$61454$n4594_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n4502 I1=$abc$61454$n4596_1 I2=$abc$61454$n4597 I3=$abc$61454$n4393 O=$abc$61454$n4595_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4524 I1=$abc$61454$n4315 I2=$false I3=$false O=$abc$61454$n4596_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4503 I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61454$n4530_1 I3=$abc$61454$n4388 O=$abc$61454$n4597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$61454$n4600_1 I1=$abc$61454$n4599 I2=$abc$61454$n4573 I3=$abc$61454$n4602 O=$abc$61454$n4598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4406 I2=$abc$61454$n4405 I3=$false O=$abc$61454$n4599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4503 I1=$abc$61454$n4313 I2=$abc$61454$n4506 I3=$abc$61454$n4601_1 O=$abc$61454$n4600_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4328 I1=$abc$61454$n4341 I2=$abc$61454$n4315 I3=$false O=$abc$61454$n4601_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4503 I1=$abc$61454$n4524 I2=$abc$61454$n4530_1 I3=$abc$61454$n4387_1 O=$abc$61454$n4602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n4605_1 I1=$abc$61454$n4604 I2=soc.cpu.mem_la_secondword I3=$abc$61454$n1 O=$abc$61454$n4603_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[0] I1=$abc$61454$n8004 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=soc.cpu.mem_rdata[16] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n4605_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.spimemio.state[6] I1=$abc$61454$n4607_1 I2=$abc$61454$n4301 I3=$abc$61454$n4265 O=$abc$61454$n1829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4267 I1=soc.spimemio.state[9] I2=$false I3=$false O=$abc$61454$n4607_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.state[5] I1=soc.spimemio.state[8] I2=$abc$61454$n4301 I3=$abc$61454$n4265 O=$abc$61454$n1834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4010 I1=soc.cpu.mem_rdata_q[20] I2=$abc$61454$n4610 I3=$false O=$abc$61454$n1912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[0] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[7] O=$abc$61454$n4610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[1] I2=$abc$61454$n4612_1 I3=$false O=$abc$61454$n1919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61454$n4010 I2=$abc$61454$n4613 I3=$false O=$abc$61454$n4612_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[8] I3=$false O=$abc$61454$n4613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[9] I3=$abc$61454$n4615 O=$abc$61454$n1926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[2] I2=$abc$61454$n4010 I3=soc.cpu.mem_rdata_q[22] O=$abc$61454$n4615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[3] I2=$abc$61454$n4617 I3=$false O=$abc$61454$n1933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=$abc$61454$n4010 I2=$abc$61454$n4618 I3=$false O=$abc$61454$n4617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[10] I3=$false O=$abc$61454$n4618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[11] I3=$abc$61454$n4620 O=$abc$61454$n1940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[4] I2=$abc$61454$n4010 I3=soc.cpu.mem_rdata_q[24] O=$abc$61454$n4620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[5] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[25] O=$abc$61454$n1947
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[6] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[26] O=$abc$61454$n1954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[7] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[27] O=$abc$61454$n1961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[8] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[28] O=$abc$61454$n1968
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[9] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[29] O=$abc$61454$n1975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[10] I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[30] O=$abc$61454$n1982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=$abc$61454$n4010 I2=soc.cpu.mem_rdata_q[31] I3=$abc$61454$n4628 O=$abc$61454$n1989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[11] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[7] O=$abc$61454$n4628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[12] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4631 O=$abc$61454$n1995
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$61454$n4010 I1=soc.cpu.mem_rdata_q[31] I2=$false I3=$false O=$abc$61454$n4630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[12] I3=$abc$61454$n4632 O=$abc$61454$n4631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[31] I3=$false O=$abc$61454$n4632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[13] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4634 O=$abc$61454$n2000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[13] I3=$abc$61454$n4632 O=$abc$61454$n4634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[14] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4636_1 O=$abc$61454$n2005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[14] I3=$abc$61454$n4632 O=$abc$61454$n4636_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[15] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4638 O=$abc$61454$n2010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[15] I3=$abc$61454$n4632 O=$abc$61454$n4638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[16] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4640 O=$abc$61454$n2015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[16] I3=$abc$61454$n4632 O=$abc$61454$n4640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[17] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4642 O=$abc$61454$n2020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[17] I3=$abc$61454$n4632 O=$abc$61454$n4642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[18] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4644 O=$abc$61454$n2025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[18] I3=$abc$61454$n4632 O=$abc$61454$n4644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[19] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4646 O=$abc$61454$n2030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[19] I3=$abc$61454$n4632 O=$abc$61454$n4646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[20] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4648 O=$abc$61454$n2035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[20] I3=$abc$61454$n4632 O=$abc$61454$n4648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[21] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4650 O=$abc$61454$n2040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[21] I3=$abc$61454$n4632 O=$abc$61454$n4650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[22] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4652 O=$abc$61454$n2045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[22] I3=$abc$61454$n4632 O=$abc$61454$n4652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[23] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4654 O=$abc$61454$n2050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[23] I3=$abc$61454$n4632 O=$abc$61454$n4654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[24] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4656_1 O=$abc$61454$n2055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[24] I3=$abc$61454$n4632 O=$abc$61454$n4656_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[25] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4658 O=$abc$61454$n2060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[25] I3=$abc$61454$n4632 O=$abc$61454$n4658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[26] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4660 O=$abc$61454$n2065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[26] I3=$abc$61454$n4632 O=$abc$61454$n4660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[27] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4662_1 O=$abc$61454$n2070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[27] I3=$abc$61454$n4632 O=$abc$61454$n4662_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[28] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4664 O=$abc$61454$n2075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[28] I3=$abc$61454$n4632 O=$abc$61454$n4664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[29] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4666_1 O=$abc$61454$n2080
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[29] I3=$abc$61454$n4632 O=$abc$61454$n4666_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[30] I1=soc.cpu.instr_jal I2=$abc$61454$n4630 I3=$abc$61454$n4668_1 O=$abc$61454$n2085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=soc.cpu.mem_rdata_q[30] I3=$abc$61454$n4632 O=$abc$61454$n4668_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[31] I2=$abc$61454$n4670_1 I3=$false O=$abc$61454$n2091
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=$abc$61454$n4009 I3=soc.cpu.mem_rdata_q[31] O=$abc$61454$n4670_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.mem_la_read I1=soc.cpu.mem_xfer I2=$false I3=$false O=$abc$61454$n4672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4674_1 I1=resetn I2=$false I3=$false O=soc.cpu.mem_la_read
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_la_secondword I1=$abc$61454$n1 I2=soc.cpu.mem_la_firstword_xfer I3=$abc$61454$n4677 O=$abc$61454$n4674_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61454$n5756 I2=$false I3=$false O=soc.cpu.mem_la_firstword_xfer
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_la_firstword_reg I1=$abc$61454$n3954 I2=soc.cpu.last_mem_valid I3=$false O=$abc$61454$n5756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word I1=$abc$61454$n3954 I2=soc.cpu.prefetched_high_word I3=$abc$61454$n4678 O=$abc$61454$n4677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4679_1 I1=$abc$61454$n4026 I2=$false I3=$false O=$abc$61454$n4678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=$abc$61454$n4027 I2=$false I3=$false O=$abc$61454$n4679_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=$false I3=$false O=$abc$61454$n4682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4026 I1=soc.cpu.mem_do_wdata I2=$abc$61454$n4684 I3=$false O=$abc$61454$n2362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4682 I1=$abc$61454$n4672 I2=$abc$61454$n4027 I3=$abc$61454$n4685_1 O=$abc$61454$n4684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_xfer I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$61454$n4685_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$61454$n4677 I1=$abc$61454$n4687 I2=$false I3=$false O=$abc$61454$n2948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4690_1 I1=$abc$61454$n4688_1 I2=$abc$61454$n4682 I3=$abc$61454$n4689_1 O=$abc$61454$n4687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=soc.cpu.mem_la_read I1=soc.cpu.mem_xfer I2=$false I3=$false O=$abc$61454$n4688_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4693 I1=$abc$61454$n4690_1 I2=soc.cpu.mem_state[0] I3=soc.cpu.mem_state[1] O=$abc$61454$n4689_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$61454$n3947 I1=$abc$61454$n5798 I2=$false I3=$false O=$abc$61454$n4690_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4692 I1=soc.cpu.mem_valid I2=$false I3=$false O=$abc$61454$n5798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n3905 I1=$abc$61454$n3883 I2=$false I3=$false O=$abc$61454$n4692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=$abc$61454$n4679_1 I2=soc.cpu.mem_do_wdata I3=$false O=$abc$61454$n4693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=$abc$61454$n4695 I2=soc.cpu.irq_active I3=soc.cpu.cpu_state[1] O=$abc$61454$n3424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n4695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4700 I1=$abc$61454$n4741_1 I2=$abc$61454$n4697 I3=$false O=$abc$61454$n3451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n4474 I1=soc.cpu.instr_jalr I2=$abc$61454$n4698_1 I3=soc.cpu.cpu_state[1] O=$abc$61454$n4697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4699 I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$false O=$abc$61454$n4698_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4466 I1=$abc$61454$n4073 I2=$false I3=$false O=$abc$61454$n4699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4701 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[3] I3=$false O=$abc$61454$n4700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.instr_bge I1=soc.cpu.is_slti_blt_slt I2=$abc$61454$n4702 I3=$abc$61454$n4738 O=$abc$61454$n4701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n4703_1 I1=$abc$61454$n10628 I2=$abc$61454$n10629 I3=$abc$61454$n10631 O=$abc$61454$n4702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=$abc$61454$n4704 I1=$abc$61454$n4721 I2=$abc$61454$n4728 I3=$abc$61454$n4733 O=$abc$61454$n4703_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4705_1 I1=$abc$61454$n4710 I2=$abc$61454$n4715_1 I3=$abc$61454$n4718 O=$abc$61454$n4704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4706 I1=$abc$61454$n4707_1 I2=$abc$61454$n4708 I3=$abc$61454$n4709_1 O=$abc$61454$n4705_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16] I2=$false I3=$false O=$abc$61454$n4706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op1[23] I2=$false I3=$false O=$abc$61454$n4707_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27] I2=$false I3=$false O=$abc$61454$n4708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29] I2=$false I3=$false O=$abc$61454$n4709_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$61454$n4711 I1=$abc$61454$n4712 I2=$abc$61454$n4713 I3=$abc$61454$n4714 O=$abc$61454$n4710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17] I2=$false I3=$false O=$abc$61454$n4711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op1[21] I2=$false I3=$false O=$abc$61454$n4712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op1[10] I2=$false I3=$false O=$abc$61454$n4713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op1[11] I2=$false I3=$false O=$abc$61454$n4714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$61454$n4716 I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n4717_1 O=$abc$61454$n4715_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3] I2=$false I3=$false O=$abc$61454$n4716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op2[13] O=$abc$61454$n4717_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4719_1 I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op1[28] I3=$abc$61454$n4720_1 O=$abc$61454$n4718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=soc.cpu.reg_op1[25] I2=$false I3=$false O=$abc$61454$n4719_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op1[7] O=$abc$61454$n4720_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4725 I1=$abc$61454$n4726_1 I2=$abc$61454$n4722 I3=$abc$61454$n4727 O=$abc$61454$n4721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n4723 I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op1[19] I3=$abc$61454$n4724 O=$abc$61454$n4722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=soc.cpu.reg_op1[26] I2=$false I3=$false O=$abc$61454$n4723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op2[4] O=$abc$61454$n4724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6] I2=$false I3=$false O=$abc$61454$n4725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op1[12] I2=$false I3=$false O=$abc$61454$n4726_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op2[2] O=$abc$61454$n4727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4729_1 I1=$abc$61454$n4730 I2=$abc$61454$n4731 I3=$abc$61454$n4732_1 O=$abc$61454$n4728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24] I2=$false I3=$false O=$abc$61454$n4729_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18] I2=$false I3=$false O=$abc$61454$n4730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.reg_op1[31] I2=$false I3=$false O=$abc$61454$n4731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=soc.cpu.reg_op1[9] I2=$false I3=$false O=$abc$61454$n4732_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$61454$n4734 I1=$abc$61454$n4735_1 I2=$abc$61454$n4736 I3=$abc$61454$n4737 O=$abc$61454$n4733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=soc.cpu.reg_op1[30] I2=$false I3=$false O=$abc$61454$n4734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op1[22] I2=$false I3=$false O=$abc$61454$n4735_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op1[8] I2=$false I3=$false O=$abc$61454$n4736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op1[20] I2=$false I3=$false O=$abc$61454$n4737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.instr_bgeu I1=soc.cpu.instr_beq I2=$abc$61454$n4739 I3=$abc$61454$n4703_1 O=$abc$61454$n4738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$61454$n10266 I1=soc.cpu.instr_bgeu I2=soc.cpu.instr_bne I3=$abc$61454$n4740 O=$abc$61454$n4739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=soc.cpu.is_slti_blt_slt I1=soc.cpu.instr_beq I2=$abc$61454$n4065 I3=$abc$61454$n10266 O=$abc$61454$n4740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.latched_branch I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n4741_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n4072 I1=soc.cpu.decoded_rd[0] I2=$abc$61454$n4743 I3=$false O=$abc$61454$n3457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.cpu_state[1] I2=$abc$61454$n4744_1 I3=soc.cpu.latched_rd[0] O=$abc$61454$n4743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n4474 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n4744_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4744_1 I1=soc.cpu.latched_rd[1] I2=$abc$61454$n4072 I3=soc.cpu.decoded_rd[1] O=$abc$61454$n3462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$61454$n4744_1 I1=soc.cpu.latched_rd[2] I2=$abc$61454$n4072 I3=soc.cpu.decoded_rd[2] O=$abc$61454$n3467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$61454$n4744_1 I1=soc.cpu.latched_rd[3] I2=$abc$61454$n4072 I3=soc.cpu.decoded_rd[3] O=$abc$61454$n3472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$61454$n4744_1 I1=soc.cpu.latched_rd[4] I2=$abc$61454$n4072 I3=soc.cpu.decoded_rd[4] O=$abc$61454$n3477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=soc.cpu.decoded_rd[5] I1=$abc$61454$n4073 I2=soc.cpu.cpu_state[1] I3=$abc$61454$n4750_1 O=$abc$61454$n3482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=soc.cpu.instr_setq I1=$abc$61454$n4474 I2=soc.cpu.cpu_state[2] I3=soc.cpu.latched_rd[5] O=$abc$61454$n4750_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=$abc$61454$n4470 I2=soc.cpu.cpu_state[2] I3=$abc$61454$n4752 O=$abc$61454$n4166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[1] O=$abc$61454$n4752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$61454$n4754 I1=$abc$61454$n4759 I2=$false I3=$false O=$abc$61454$n4307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$abc$61454$n4607_1 I2=$abc$61454$n4757 I3=$abc$61454$n4755 O=$abc$61454$n4754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=soc.spimemio.state[6] I2=$abc$61454$n4756 I3=soc.spimemio.din_data[7] O=$abc$61454$n4755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4267 I1=soc.spimemio.state[9] I2=$false I3=$false O=$abc$61454$n4756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.config_ddr I1=soc.spimemio.config_qspi I2=soc.spimemio.state[2] I3=$abc$61454$n4758_1 O=$abc$61454$n4757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=soc.spimemio.state[4] I1=soc.spimemio.state[0] I2=$false I3=$false O=$abc$61454$n4758_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.spimemio.state[12] I1=soc.cpu.mem_addr[7] I2=soc.spimemio.state[1] I3=$abc$61454$n4295 O=$abc$61454$n4759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.config_cont I2=soc.spimemio.state[1] I3=$abc$61454$n4761 O=$abc$61454$n4317
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.state[12] I2=soc.cpu.mem_addr[6] I3=$abc$61454$n4762 O=$abc$61454$n4761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.spimemio.state[0] I1=$abc$61454$n4764_1 I2=$abc$61454$n4763_1 I3=$false O=$abc$61454$n4762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.din_data[6] I1=soc.cpu.mem_addr[22] I2=$abc$61454$n4267 I3=soc.spimemio.state[9] O=$abc$61454$n4763_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=soc.spimemio.state[6] I1=soc.cpu.mem_addr[14] I2=soc.spimemio.state[2] I3=soc.spimemio.config_qspi O=$abc$61454$n4764_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4766_1 I1=$abc$61454$n4768 I2=$false I3=$false O=$abc$61454$n4326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=$abc$61454$n4607_1 I2=$abc$61454$n4757 I3=$abc$61454$n4767 O=$abc$61454$n4766_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.spimemio.state[6] I2=$abc$61454$n4756 I3=soc.spimemio.din_data[5] O=$abc$61454$n4767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.state[12] I1=soc.cpu.mem_addr[5] I2=soc.spimemio.state[1] I3=$abc$61454$n4295 O=$abc$61454$n4768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.state[12] I2=soc.cpu.mem_addr[4] I3=$abc$61454$n4770 O=$abc$61454$n4335
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.config_cont I2=soc.spimemio.state[1] I3=$abc$61454$n4771 O=$abc$61454$n4770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.spimemio.state[6] I2=$abc$61454$n4772_1 I3=$abc$61454$n4773 O=$abc$61454$n4771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.spimemio.din_data[4] I1=soc.cpu.mem_addr[20] I2=$abc$61454$n4267 I3=soc.spimemio.state[9] O=$abc$61454$n4772_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=soc.spimemio.config_qspi I1=soc.spimemio.config_ddr I2=soc.spimemio.state[2] I3=soc.spimemio.state[0] O=$abc$61454$n4773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=$abc$61454$n4607_1 I2=$abc$61454$n4775 I3=$abc$61454$n4776_1 O=$abc$61454$n4345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=soc.spimemio.config_cont I1=$abc$61454$n8116 I2=$abc$61454$n4295 I3=soc.spimemio.state[1] O=$abc$61454$n4775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.state[12] I2=soc.cpu.mem_addr[3] I3=$abc$61454$n4777 O=$abc$61454$n4776_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.spimemio.din_data[3] I1=$abc$61454$n4756 I2=$abc$61454$n4778 I3=$false O=$abc$61454$n4777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.spimemio.state[6] I2=$abc$61454$n4757 I3=$false O=$abc$61454$n4778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4780 I1=$abc$61454$n4781 I2=$false I3=$false O=$abc$61454$n4355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.spimemio.state[12] I1=soc.cpu.mem_addr[2] I2=soc.spimemio.state[1] I3=$abc$61454$n4295 O=$abc$61454$n4780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=soc.spimemio.cfgreg_do[18] I1=soc.spimemio.state[1] I2=$abc$61454$n4782 I3=$abc$61454$n4783_1 O=$abc$61454$n4781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.spimemio.din_data[2] I1=soc.cpu.mem_addr[18] I2=$abc$61454$n4267 I3=soc.spimemio.state[9] O=$abc$61454$n4782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.spimemio.state[6] I2=$abc$61454$n4784 I3=$false O=$abc$61454$n4783_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.spimemio.config_qspi I1=soc.spimemio.state[2] I2=soc.spimemio.config_ddr I3=soc.spimemio.state[0] O=$abc$61454$n4784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$abc$61454$n4607_1 I2=$abc$61454$n4786_1 I3=$abc$61454$n4787 O=$abc$61454$n4365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=soc.spimemio.config_cont I1=soc.spimemio.cfgreg_do[17] I2=$abc$61454$n4295 I3=soc.spimemio.state[1] O=$abc$61454$n4786_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.state[12] I2=soc.cpu.mem_addr[1] I3=$abc$61454$n4788 O=$abc$61454$n4787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.spimemio.din_data[1] I1=$abc$61454$n4756 I2=$abc$61454$n4758_1 I3=$abc$61454$n4789_1 O=$abc$61454$n4788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=soc.spimemio.state[6] I2=$abc$61454$n4790 I3=$false O=$abc$61454$n4789_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.config_qspi I1=soc.spimemio.config_ddr I2=soc.spimemio.state[2] I3=$false O=$abc$61454$n4790
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4795 I1=$abc$61454$n4792 I2=$false I3=$false O=$abc$61454$n4375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.spimemio.din_data[0] I1=$abc$61454$n4756 I2=$abc$61454$n4794 I3=$abc$61454$n4793 O=$abc$61454$n4792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.spimemio.state[1] I1=soc.spimemio.cfgreg_do[16] I2=$abc$61454$n4607_1 I3=soc.cpu.mem_addr[16] O=$abc$61454$n4793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=soc.spimemio.state[6] I2=soc.spimemio.state[2] I3=$abc$61454$n4758_1 O=$abc$61454$n4794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.state[12] I1=soc.cpu.mem_addr[0] I2=soc.spimemio.state[1] I3=$abc$61454$n4295 O=$abc$61454$n4795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n4797_1 I1=soc.spimemio.din_tag[3] I2=$false I3=$false O=$abc$61454$n4384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=$abc$61454$n4299 I2=$abc$61454$n4756 I3=$false O=$abc$61454$n4797_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.state[3] I1=$abc$61454$n4756 I2=$abc$61454$n4494 I3=soc.spimemio.din_tag[2] O=$abc$61454$n4387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=soc.spimemio.din_tag[1] I1=$abc$61454$n4797_1 I2=soc.spimemio.state[5] I3=soc.spimemio.state[11] O=$abc$61454$n4392
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=soc.spimemio.din_tag[0] I1=$abc$61454$n4797_1 I2=soc.spimemio.state[8] I3=soc.spimemio.state[11] O=$abc$61454$n4397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n8004 I1=$abc$61454$n8011 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n4804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.trap I1=resetn I2=$false I3=$false O=$abc$61454$n4532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61454$n4682 I2=$abc$61454$n4532 I3=$false O=$abc$61454$n4559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$false I3=$false O=$abc$61454$n4562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.trap I1=$abc$61454$n4814_1 I2=$false I3=$false O=$abc$61454$n4565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=resetn I1=$abc$61454$n4026 I2=soc.cpu.mem_do_wdata I3=$false O=$abc$61454$n4814_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4816_1 I1=$abc$61454$n4532 I2=$false I3=$false O=$abc$61454$n4568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_la_read I1=$abc$61454$n4814_1 I2=$false I3=$false O=$abc$61454$n4816_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4028 I1=$abc$61454$n4692 I2=soc.cpu.trap I3=resetn O=$abc$61454$n4572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$61454$n4573 I1=resetn I2=$false I3=$false O=$abc$61454$n4574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.decoder_pseudo_trigger I1=soc.cpu.decoder_trigger I2=$false I3=$false O=$abc$61454$n4575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4575 I1=resetn I2=$false I3=$false O=$abc$61454$n4576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n3 I1=$abc$61454$n5448 I2=$false I3=$false O=$abc$61454$n4582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[0] I1=soc.cpu.pcpi_timeout_counter[1] I2=soc.cpu.pcpi_timeout_counter[2] I3=soc.cpu.pcpi_timeout_counter[3] O=$abc$61454$n5448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5448 I1=soc.cpu.pcpi_timeout_counter[0] I2=$abc$61454$n3 I3=$false O=$abc$61454$n4583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=resetn I2=$false I3=$false O=$abc$61454$n4593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4072 I1=resetn I2=$false I3=$false O=$abc$61454$n4594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=resetn I1=$abc$61454$n4827 I2=$false I3=$false O=$abc$61454$n4595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state[3] I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n4827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n4593 I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$61454$n4596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4464 I1=resetn I2=$false I3=$false O=$abc$61454$n4600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4022 I1=resetn I2=$false I3=$false O=$abc$61454$n4601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n7128 I1=$abc$61454$n4601 I2=$false I3=$false O=$abc$61454$n4603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4235 I1=soc.cpu.cpu_state[4] I2=$false I3=$false O=$abc$61454$n7128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7127 I1=$abc$61454$n4601 I2=$false I3=$false O=$abc$61454$n4605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4700 I1=resetn I2=$false I3=$false O=$abc$61454$n4607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4022 I1=$abc$61454$n4700 I2=$abc$61454$n4636 I3=$false O=$abc$61454$n4612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$61454$n4593 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n4636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4072 I1=$abc$61454$n4112 I2=$abc$61454$n4601 I3=$false O=$abc$61454$n4627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_state[1] I2=resetn I3=$false O=$abc$61454$n4629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.instr_maskirq I2=resetn I3=$false O=$abc$61454$n4635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4842 I1=$abc$61454$n4656 I2=$false I3=$false O=$abc$61454$n4653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=soc.cpu.decoder_trigger I2=$abc$61454$n4072 I3=resetn O=$abc$61454$n4656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=soc.cpu.count_instr[0] I1=$abc$61454$n4473 I2=soc.cpu.decoder_trigger I3=resetn O=$abc$61454$n4842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.count_cycle[0] I1=resetn I2=$false I3=$false O=$abc$61454$n4662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4109 I1=resetn I2=$false I3=$false O=$abc$61454$n4666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$false O=$abc$61454$n4667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$false O=$abc$61454$n4668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$false O=$abc$61454$n4669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$false O=$abc$61454$n4670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4681 I1=$abc$61454$n4850 I2=resetn I3=$false O=$abc$61454$n4674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.simpleuart.recv_state[2] I1=soc.simpleuart.recv_state[0] I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$61454$n4850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=resetn I1=$abc$61454$n4852_1 I2=$abc$61454$n4681 I3=$false O=$abc$61454$n4679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$61454$n4850 I1=$abc$61454$n4853 I2=$false I3=$false O=$abc$61454$n4852_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.simpleuart.recv_state[1] I1=soc.simpleuart.recv_state[2] I2=soc.simpleuart.recv_state[3] I3=$false O=$abc$61454$n4853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n4681 I1=$abc$61454$n4852_1 I2=resetn I3=$false O=$abc$61454$n4680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n4681 I1=soc.simpleuart.recv_state[0] I2=resetn I3=$abc$61454$n4852_1 O=$abc$61454$n4685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$61454$n4667 I1=$abc$61454$n4857 I2=$abc$61454$n7927 I3=$false O=$abc$61454$n4688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[3] I1=soc.cpu.mem_wstrb[1] I2=soc.cpu.mem_wstrb[2] I3=$abc$61454$n3898 O=$abc$61454$n4857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n3904 I1=soc.simpleuart.send_dummy I2=$false I3=$false O=$abc$61454$n7927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$61454$n4860 I1=resetn I2=$false I3=$false O=$abc$61454$n4689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$61454$n8098 I1=$abc$61454$n4898_1 I2=$false I3=$false O=$abc$61454$n4860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[23] I1=soc.simpleuart.cfg_divider[23] I2=$false I3=$false O=$abc$61454$n4867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[28] I1=soc.simpleuart.cfg_divider[28] I2=soc.simpleuart.cfg_divider[18] I3=soc.simpleuart.send_divcnt[18] O=$abc$61454$n4871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.send_divcnt[15] I2=soc.simpleuart.cfg_divider[14] I3=soc.simpleuart.send_divcnt[14] O=$abc$61454$n4872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n4875_1 I1=$abc$61454$n4877 I2=$abc$61454$n4878_1 I3=$abc$61454$n4879 O=$abc$61454$n4874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=soc.simpleuart.send_divcnt[7] I2=$abc$61454$n4876_1 I3=$false O=$abc$61454$n4875_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=soc.simpleuart.send_divcnt[11] I2=soc.simpleuart.cfg_divider[10] I3=soc.simpleuart.send_divcnt[10] O=$abc$61454$n4876_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[0] I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.cfg_divider[5] I3=soc.simpleuart.send_divcnt[5] O=$abc$61454$n4877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=soc.simpleuart.send_divcnt[23] I2=soc.simpleuart.cfg_divider[22] I3=soc.simpleuart.send_divcnt[22] O=$abc$61454$n4878_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.send_divcnt[3] I2=soc.simpleuart.cfg_divider[4] I3=soc.simpleuart.send_divcnt[4] O=$abc$61454$n4879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=soc.simpleuart.send_divcnt[28] I2=$false I3=$false O=$abc$61454$n4885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[14] I1=soc.simpleuart.cfg_divider[14] I2=$abc$61454$n4893_1 I3=$abc$61454$n4897 O=$abc$61454$n4892_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[26] I1=soc.simpleuart.cfg_divider[26] I2=$abc$61454$n4894 I3=$abc$61454$n4896_1 O=$abc$61454$n4893_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=soc.simpleuart.send_divcnt[17] I2=$abc$61454$n4895_1 I3=$false O=$abc$61454$n4894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=soc.simpleuart.send_divcnt[2] I2=soc.simpleuart.cfg_divider[8] I3=soc.simpleuart.send_divcnt[8] O=$abc$61454$n4895_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=soc.simpleuart.cfg_divider[30] I3=soc.simpleuart.send_divcnt[30] O=$abc$61454$n4896_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[15] I1=soc.simpleuart.cfg_divider[15] I2=soc.simpleuart.cfg_divider[13] I3=soc.simpleuart.send_divcnt[13] O=$abc$61454$n4897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$61454$n4899_1 I1=$abc$61454$n7927 I2=$false I3=$false O=$abc$61454$n4898_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n3904 I1=soc.cpu.mem_wstrb[0] I2=$abc$61454$n3902 I3=$false O=$abc$61454$n4899_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4689 I1=soc.simpleuart.send_divcnt[0] I2=$false I3=$false O=$abc$61454$n4691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4898_1 I1=soc.simpleuart.send_bitcnt[0] I2=$abc$61454$n8098 I3=resetn O=$abc$61454$n4698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$61454$n3885 I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$false O=$abc$61454$n4703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3885 I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$false O=$abc$61454$n4705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3885 I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$false O=$abc$61454$n4707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n3885 I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$false O=$abc$61454$n4709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$abc$61454$n4720 I2=$abc$61454$n1271 I3=$false O=$abc$61454$n4715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n4909 I1=$abc$61454$n4265 I2=$false I3=$false O=$abc$61454$n4720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[0] I1=$abc$61454$n4910 I2=$abc$61454$n4239 I3=$false O=$abc$61454$n4909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[1] I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$false O=$abc$61454$n4910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n4909 I2=$abc$61454$n1271 I3=$false O=$abc$61454$n4719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.spimemio.rd_inc I1=$abc$61454$n4745 I2=$false I3=$false O=$abc$61454$n4726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n1271 I1=$abc$61454$n4909 I2=$false I3=$false O=$abc$61454$n4745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[1] I1=$abc$61454$n4915_1 I2=soc.spimemio.xfer.xfer_tag_q[0] I3=$abc$61454$n4239 O=$abc$61454$n4729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n1271 I1=soc.spimemio.xfer.xfer_tag_q[3] I2=soc.spimemio.xfer.xfer_tag_q[2] I3=$false O=$abc$61454$n4915_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_tag_q[0] I1=$abc$61454$n4915_1 I2=$abc$61454$n4239 I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$61454$n4732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4239 I1=$abc$61454$n4915_1 I2=soc.spimemio.xfer.xfer_tag_q[0] I3=soc.spimemio.xfer.xfer_tag_q[1] O=$abc$61454$n4735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.state[1] I2=$abc$61454$n4265 I3=$false O=$abc$61454$n4741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n1271 I1=$abc$61454$n4920 I2=$abc$61454$n4922 I3=$false O=$abc$61454$n4742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.spimemio.state[11] I1=soc.spimemio.state[8] I2=$abc$61454$n4921 I3=$false O=$abc$61454$n4920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=soc.spimemio.state[12] I2=soc.spimemio.state[6] I3=$abc$61454$n4758_1 O=$abc$61454$n4921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.spimemio.state[9] I1=soc.spimemio.state[3] I2=$abc$61454$n4923 I3=$false O=$abc$61454$n4922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.state[1] I1=soc.spimemio.state[5] I2=$false I3=$false O=$abc$61454$n4923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.spimemio.state[9] I1=$abc$61454$n4923 I2=$abc$61454$n4921 I3=$abc$61454$n1271 O=$abc$61454$n4744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=resetn I1=soc.cpu.pcpi_div.start I2=$false I3=$false O=$abc$61454$n4747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4927 I1=soc.cpu.pcpi_div.start I2=resetn I3=$false O=$abc$61454$n4750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n4928 I1=$abc$61454$n4936 I2=$abc$61454$n4937 I3=$abc$61454$n4938 O=$abc$61454$n4927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n4929 I1=$abc$61454$n4931 I2=$abc$61454$n4934 I3=$abc$61454$n4935 O=$abc$61454$n4928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[0] I1=soc.cpu.pcpi_div.quotient_msk[1] I2=$abc$61454$n4930 I3=$false O=$abc$61454$n4929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[2] I1=soc.cpu.pcpi_div.quotient_msk[3] I2=soc.cpu.pcpi_div.quotient_msk[4] I3=soc.cpu.pcpi_div.quotient_msk[5] O=$abc$61454$n4930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[18] I1=soc.cpu.pcpi_div.quotient_msk[19] I2=$abc$61454$n4932 I3=$abc$61454$n4933 O=$abc$61454$n4931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[20] I1=soc.cpu.pcpi_div.quotient_msk[21] I2=$false I3=$false O=$abc$61454$n4932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[14] I1=soc.cpu.pcpi_div.quotient_msk[15] I2=soc.cpu.pcpi_div.quotient_msk[16] I3=soc.cpu.pcpi_div.quotient_msk[17] O=$abc$61454$n4933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[10] I1=soc.cpu.pcpi_div.quotient_msk[11] I2=soc.cpu.pcpi_div.quotient_msk[12] I3=soc.cpu.pcpi_div.quotient_msk[13] O=$abc$61454$n4934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[6] I1=soc.cpu.pcpi_div.quotient_msk[7] I2=soc.cpu.pcpi_div.quotient_msk[8] I3=soc.cpu.pcpi_div.quotient_msk[9] O=$abc$61454$n4935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[30] I1=soc.cpu.pcpi_div.quotient_msk[31] I2=soc.cpu.pcpi_div.running I3=$false O=$abc$61454$n4936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[26] I1=soc.cpu.pcpi_div.quotient_msk[27] I2=soc.cpu.pcpi_div.quotient_msk[28] I3=soc.cpu.pcpi_div.quotient_msk[29] O=$abc$61454$n4937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[22] I1=soc.cpu.pcpi_div.quotient_msk[23] I2=soc.cpu.pcpi_div.quotient_msk[24] I3=soc.cpu.pcpi_div.quotient_msk[25] O=$abc$61454$n4938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n8420 I1=resetn I2=$false I3=$false O=$abc$61454$n4753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.start I1=$abc$61454$n4927 I2=$false I3=$false O=$abc$61454$n8420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n10272 I1=$abc$61454$n8257_1 I2=$abc$61454$n4750 I3=$abc$61454$n4753 O=$abc$61454$n4758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n4944 I1=$abc$61454$n4951_1 I2=$abc$61454$n4956 I3=$false O=$abc$61454$n4943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[26] I1=soc.cpu.pcpi_div.divisor[26] I2=$abc$61454$n4945 I3=$false O=$abc$61454$n4944
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$61454$n4946 I1=$abc$61454$n4948 I2=$abc$61454$n4949_1 I3=$abc$61454$n4950 O=$abc$61454$n4945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[10] I1=soc.cpu.pcpi_div.divisor[10] I2=$abc$61454$n4947_1 I3=$false O=$abc$61454$n4946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[11] I1=soc.cpu.pcpi_div.divisor[11] I2=soc.cpu.pcpi_div.dividend[4] I3=soc.cpu.pcpi_div.divisor[4] O=$abc$61454$n4947_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[24] I1=soc.cpu.pcpi_div.divisor[24] I2=soc.cpu.pcpi_div.dividend[28] I3=soc.cpu.pcpi_div.divisor[28] O=$abc$61454$n4948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[41] I1=soc.cpu.pcpi_div.divisor[42] I2=soc.cpu.pcpi_div.divisor[44] I3=soc.cpu.pcpi_div.divisor[45] O=$abc$61454$n4949_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[49] I1=soc.cpu.pcpi_div.divisor[50] I2=soc.cpu.pcpi_div.divisor[52] I3=soc.cpu.pcpi_div.divisor[55] O=$abc$61454$n4950
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[56] I1=soc.cpu.pcpi_div.divisor[62] I2=$abc$61454$n4952 I3=$abc$61454$n4955 O=$abc$61454$n4951_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[47] I1=soc.cpu.pcpi_div.divisor[59] I2=$abc$61454$n4953 I3=$abc$61454$n4954 O=$abc$61454$n4952
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[36] I1=soc.cpu.pcpi_div.divisor[37] I2=soc.cpu.pcpi_div.divisor[38] I3=soc.cpu.pcpi_div.divisor[39] O=$abc$61454$n4953
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[40] I1=soc.cpu.pcpi_div.divisor[43] I2=soc.cpu.pcpi_div.divisor[46] I3=$false O=$abc$61454$n4954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[32] I1=soc.cpu.pcpi_div.divisor[57] I2=soc.cpu.pcpi_div.divisor[60] I3=soc.cpu.pcpi_div.divisor[61] O=$abc$61454$n4955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[27] I1=soc.cpu.pcpi_div.divisor[27] I2=$abc$61454$n4957 I3=$abc$61454$n4960 O=$abc$61454$n4956
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[15] I1=soc.cpu.pcpi_div.divisor[15] I2=$abc$61454$n4958 I3=$abc$61454$n4959 O=$abc$61454$n4957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[8] I1=soc.cpu.pcpi_div.divisor[8] I2=soc.cpu.pcpi_div.dividend[13] I3=soc.cpu.pcpi_div.divisor[13] O=$abc$61454$n4958
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[33] I1=soc.cpu.pcpi_div.divisor[34] I2=soc.cpu.pcpi_div.divisor[35] I3=$false O=$abc$61454$n4959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[30] I1=soc.cpu.pcpi_div.divisor[30] I2=soc.cpu.pcpi_div.dividend[31] I3=soc.cpu.pcpi_div.divisor[31] O=$abc$61454$n4960
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[1] I1=soc.cpu.pcpi_div.divisor[1] I2=$abc$61454$n8109_1 I3=$abc$61454$n4969 O=$abc$61454$n4961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[25] I1=soc.cpu.pcpi_div.divisor[25] I2=soc.cpu.pcpi_div.dividend[29] I3=soc.cpu.pcpi_div.divisor[29] O=$abc$61454$n4966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[48] I1=soc.cpu.pcpi_div.divisor[51] I2=soc.cpu.pcpi_div.divisor[53] I3=soc.cpu.pcpi_div.divisor[58] O=$abc$61454$n4967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[4] I1=soc.cpu.pcpi_div.dividend[4] I2=soc.cpu.pcpi_div.dividend[6] I3=soc.cpu.pcpi_div.divisor[6] O=$abc$61454$n4969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[16] I1=soc.cpu.pcpi_div.divisor[16] I2=soc.cpu.pcpi_div.dividend[20] I3=soc.cpu.pcpi_div.divisor[20] O=$abc$61454$n4976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[12] I1=soc.cpu.pcpi_div.divisor[12] I2=soc.cpu.pcpi_div.dividend[14] I3=soc.cpu.pcpi_div.divisor[14] O=$abc$61454$n4979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[7] I1=soc.cpu.pcpi_div.dividend[7] I2=soc.cpu.pcpi_div.dividend[5] I3=soc.cpu.pcpi_div.divisor[5] O=$abc$61454$n4980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_counter[0] I1=soc.cpu.pcpi_mul.mul_waiting I2=resetn I3=$false O=$abc$61454$n4763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.xfer_resetn I2=$false I3=$false O=$abc$61454$n4764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4764 I1=$abc$61454$n4765 I2=$false I3=$false O=$abc$61454$n4766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n10499 I2=$abc$61454$n4764 I3=$abc$61454$n4985 O=$abc$61454$n4772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$61454$n10499 I1=soc.spimemio.xfer.xfer_dspi I2=soc.spimemio.xfer_resetn I3=$abc$61454$n4262 O=$abc$61454$n4985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n4985 I1=$abc$61454$n4765 I2=$abc$61454$n4789 I3=soc.spimemio.xfer_resetn O=$abc$61454$n4776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n4295 I1=$abc$61454$n4765 I2=$abc$61454$n10499 I3=soc.spimemio.xfer_resetn O=$abc$61454$n4789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4776 I2=$abc$61454$n4989 I3=$false O=$abc$61454$n4791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n10499 I1=$abc$61454$n4262 I2=soc.spimemio.xfer_resetn I3=soc.spimemio.xfer.xfer_dspi O=$abc$61454$n4989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n4985 I1=$abc$61454$n4765 I2=$abc$61454$n10499 I3=soc.spimemio.xfer_resetn O=$abc$61454$n4797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4989 I2=$abc$61454$n4797 I3=$false O=$abc$61454$n4808
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4813 I1=$abc$61454$n4814 I2=resetn I3=$false O=$abc$61454$n4811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n4994 I1=$abc$61454$n3897 I2=soc.cpu.mem_addr[24] I3=$false O=$abc$61454$n4814
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=iomem_ready I1=$abc$61454$n10271 I2=soc.cpu.mem_valid I3=$abc$61454$n3896 O=$abc$61454$n4994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=$abc$61454$n4996_1 I2=$abc$61454$n4994 I3=soc.cpu.mem_addr[26] O=$abc$61454$n4813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=soc.cpu.mem_addr[25] I2=$false I3=$false O=$abc$61454$n4996_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4814 I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$false O=$abc$61454$n4816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4814 I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$false O=$abc$61454$n4820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4814 I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$false O=$abc$61454$n4823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4814 I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$false O=$abc$61454$n4828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5006 I1=$abc$61454$n4232 I2=$abc$61454$n5002 I3=$abc$61454$n5004 O=$abc$61454$n4947
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n4641 I2=soc.cpu.mem_wordsize[0] I3=$false O=$abc$61454$n5002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4235 I1=soc.cpu.cpu_state[4] I2=$false I3=$false O=$abc$61454$n5003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4051 I1=$abc$61454$n4236 I2=$abc$61454$n4235 I3=$abc$61454$n5005 O=$abc$61454$n5004
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$61454$n4230 I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.cpu_state[1] I3=resetn O=$abc$61454$n5005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=soc.cpu.instr_lbu I1=soc.cpu.instr_lhu I2=soc.cpu.instr_lh I3=soc.cpu.instr_lb O=$abc$61454$n5006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n4021 I1=$abc$61454$n4030 I2=soc.cpu.cpu_state[5] I3=$abc$61454$n5008 O=$abc$61454$n4996
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$61454$n4030 I1=$abc$61454$n4046 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n5008
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5010 I1=$abc$61454$n5012 I2=soc.cpu.mem_rdata_latched[4] I3=$false O=$abc$61454$n5488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n5011 I2=$false I3=$false O=$abc$61454$n5010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n1 I1=soc.cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$61454$n5011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=soc.cpu.mem_rdata_latched[5] I2=$false I3=$false O=$abc$61454$n5012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[13] I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[14] I3=$false O=$abc$61454$n5542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[13] I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=$false O=$abc$61454$n5543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[12] I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[13] I3=$false O=$abc$61454$n5544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[13] I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=$false O=$abc$61454$n5545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[13] I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=$false O=$abc$61454$n5560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[13] I1=soc.cpu.pcpi_insn[14] I2=soc.cpu.pcpi_insn[12] I3=$false O=$abc$61454$n5561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[14] I1=soc.cpu.pcpi_insn[12] I2=soc.cpu.pcpi_insn[13] I3=$false O=$abc$61454$n5562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.pcpi_insn[14] I1=soc.cpu.pcpi_insn[13] I2=soc.cpu.pcpi_insn[12] I3=$false O=$abc$61454$n5563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.instr_retirq I2=$false I3=$false O=$abc$61454$n5640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5023 I1=resetn I2=soc.cpu.cpu_state[1] I3=$false O=soc.cpu.cpuregs.wen
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=soc.cpu.latched_store I2=$abc$61454$n7349 I3=$abc$61454$n5024_1 O=$abc$61454$n5023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=soc.cpu.latched_rd[1] I2=$abc$61454$n5025_1 I3=$false O=$abc$61454$n5024_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.latched_rd[2] I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[4] I3=soc.cpu.latched_rd[5] O=$abc$61454$n5025_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.instr_jalr O=$abc$61454$n5656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=$abc$61454$n5032 I3=$abc$61454$n5693 O=$abc$61454$n5657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$61454$n5029 I1=$abc$61454$n5031_1 I2=$false I3=$false O=$abc$61454$n5693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata_q[31] I2=$abc$61454$n5030_1 I3=soc.cpu.mem_rdata_q[30] O=$abc$61454$n5029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[27] O=$abc$61454$n5030_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_alu_reg_imm O=$abc$61454$n5031_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5033_1 I1=soc.cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$61454$n5032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata_q[25] I2=soc.cpu.mem_rdata_q[27] I3=$abc$61454$n5034_1 O=$abc$61454$n5033_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[30] O=$abc$61454$n5034_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$61454$n5036_1 I2=soc.cpu.mem_rdata_q[27] I3=$false O=$abc$61454$n5658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5037_1 I1=$abc$61454$n5034_1 I2=soc.cpu.mem_rdata_q[25] I3=$false O=$abc$61454$n5036_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[5] I3=$abc$61454$n5038 O=$abc$61454$n5037_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=soc.cpu.mem_rdata_q[0] I2=soc.cpu.mem_rdata_q[3] I3=soc.cpu.mem_rdata_q[1] O=$abc$61454$n5038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=soc.cpu.mem_rdata_q[26] I2=$abc$61454$n5036_1 I3=$false O=$abc$61454$n5659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata_q[27] I2=$abc$61454$n5036_1 I3=$false O=$abc$61454$n5660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n5033_1 I1=$abc$61454$n5037_1 I2=$false I3=$false O=$abc$61454$n5661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5051_1 I1=$abc$61454$n5043_1 I2=$abc$61454$n5055_1 I3=$false O=$abc$61454$n5663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n5044 I1=$abc$61454$n5033_1 I2=$abc$61454$n5047 I3=$abc$61454$n5049_1 O=$abc$61454$n5043_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=$abc$61454$n5045_1 O=$abc$61454$n5044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=soc.cpu.mem_rdata_q[21] I2=soc.cpu.mem_rdata_q[24] I3=$abc$61454$n5046_1 O=$abc$61454$n5045_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=soc.cpu.mem_rdata_q[23] I2=$false I3=$false O=$abc$61454$n5046_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5048_1 I1=soc.cpu.mem_rdata_q[6] I2=soc.cpu.mem_rdata_q[4] I3=soc.cpu.mem_rdata_q[5] O=$abc$61454$n5047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=soc.cpu.mem_rdata_q[3] I2=soc.cpu.mem_rdata_q[0] I3=soc.cpu.mem_rdata_q[1] O=$abc$61454$n5048_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=soc.cpu.mem_rdata_q[16] I2=$abc$61454$n5050 I3=$false O=$abc$61454$n5049_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=soc.cpu.mem_rdata_q[18] I2=soc.cpu.mem_rdata_q[19] I3=$false O=$abc$61454$n5050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=soc.cpu.mem_rdata_q[3] I2=$abc$61454$n5052_1 I3=$abc$61454$n5054_1 O=$abc$61454$n5051_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[6] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[5] I3=$abc$61454$n5053 O=$abc$61454$n5052_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=$false O=$abc$61454$n5053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[0] I1=soc.cpu.mem_rdata_q[11] I2=soc.cpu.mem_rdata_q[15] I3=soc.cpu.mem_rdata_q[1] O=$abc$61454$n5054_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.mem_rdata_q[8] I2=soc.cpu.mem_rdata_q[9] I3=soc.cpu.mem_rdata_q[10] O=$abc$61454$n5055_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=$abc$61454$n5046_1 I2=$abc$61454$n5057_1 I3=soc.cpu.mem_rdata_q[21] O=$abc$61454$n5665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5058_1 I1=$abc$61454$n5061_1 I2=$false I3=$false O=$abc$61454$n5057_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5047 I1=$abc$61454$n5049_1 I2=$abc$61454$n5059 I3=$false O=$abc$61454$n5058_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=$abc$61454$n5060_1 I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[29] I2=soc.cpu.mem_rdata_q[31] I3=soc.cpu.mem_rdata_q[30] O=$abc$61454$n5060_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[27] O=$abc$61454$n5061_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=$abc$61454$n5046_1 I2=$abc$61454$n5063_1 I3=soc.cpu.mem_rdata_q[21] O=$abc$61454$n5666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5058_1 I1=$abc$61454$n5064_1 I2=$false I3=$false O=$abc$61454$n5063_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=soc.cpu.mem_rdata_q[24] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[27] O=$abc$61454$n5064_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61454$n5046_1 I2=$abc$61454$n5057_1 I3=$false O=$abc$61454$n5669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61454$n5046_1 I2=$abc$61454$n5063_1 I3=$false O=$abc$61454$n5672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5068 I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n5033_1 I1=soc.cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$61454$n5068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=$abc$61454$n5068 I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=$abc$61454$n5071 O=$abc$61454$n5679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5029 I1=soc.cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$61454$n5071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=$abc$61454$n5068 O=$abc$61454$n5680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=$abc$61454$n5068 I3=soc.cpu.mem_rdata_q[14] O=$abc$61454$n5682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$61454$n5068 I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=$abc$61454$n5068 I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n5068 I1=$abc$61454$n5053 I2=$false I3=$false O=$abc$61454$n5688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=$abc$61454$n5071 O=$abc$61454$n5690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=$abc$61454$n5068 O=$abc$61454$n5691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=$abc$61454$n5032 O=$abc$61454$n5694
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5032 I1=$abc$61454$n5053 I2=$false I3=$false O=$abc$61454$n5696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[14] O=$abc$61454$n5699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$61454$n5702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n5053 I1=soc.cpu.is_sb_sh_sw I2=$false I3=$false O=$abc$61454$n5704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_sb_sh_sw O=$abc$61454$n5705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=$abc$61454$n5706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[14] O=$abc$61454$n5707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n5053 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$61454$n5709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=$abc$61454$n5710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[13] O=$abc$61454$n5712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61454$n5713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[14] O=$abc$61454$n5714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n5053 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$false I3=$false O=$abc$61454$n5715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$61454$n5716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4550 I1=$abc$61454$n5104 I2=$abc$61454$n4558 I3=$abc$61454$n5102_1 O=$abc$61454$n5724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n5103_1 I1=$abc$61454$n1 I2=soc.cpu.mem_rdata_latched[3] I3=$false O=$abc$61454$n5102_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$61454$n4405 I2=$abc$61454$n8080_1 I3=$false O=$abc$61454$n5103_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4539 I1=$abc$61454$n4544 I2=$abc$61454$n4547 I3=$false O=$abc$61454$n5104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n4558 I1=$abc$61454$n6493 I2=$false I3=$false O=$abc$61454$n5725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5102_1 I1=$abc$61454$n4538 I2=$false I3=$false O=$abc$61454$n6493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.din_qspi I1=soc.spimemio.din_ddr I2=$false I3=$false O=soc.spimemio.xfer.din_ddr
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.din_qspi I1=soc.spimemio.din_ddr I2=$false I3=$false O=soc.spimemio.xfer.din_dspi
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5110 I1=$abc$61454$n3885 I2=soc.spimemio.config_en I3=$false O=$abc$61454$n5767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[0] I1=soc.cpu.mem_wstrb[1] I2=soc.cpu.mem_wstrb[2] I3=soc.cpu.mem_wstrb[3] O=$abc$61454$n5110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_rem I1=soc.cpu.reg_op1[31] I2=$abc$61454$n5112_1 I3=$false O=$abc$61454$n5774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n5119 I1=$abc$61454$n5113 I2=$abc$61454$n4731 I3=soc.cpu.pcpi_div.instr_div O=$abc$61454$n5112_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$61454$n5114_1 I1=$abc$61454$n5116 I2=$abc$61454$n5117_1 I3=$abc$61454$n5118_1 O=$abc$61454$n5113
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[3] I2=$abc$61454$n5115_1 I3=$false O=$abc$61454$n5114_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[1] I2=$false I3=$false O=$abc$61454$n5115_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.reg_op2[30] I2=soc.cpu.reg_op2[29] I3=soc.cpu.reg_op2[28] O=$abc$61454$n5116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op2[22] I2=soc.cpu.reg_op2[21] I3=soc.cpu.reg_op2[20] O=$abc$61454$n5117_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op2[26] I2=soc.cpu.reg_op2[25] I3=soc.cpu.reg_op2[24] O=$abc$61454$n5118_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5120_1 I1=$abc$61454$n5121_1 I2=$abc$61454$n5122 I3=$abc$61454$n5123_1 O=$abc$61454$n5119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op2[18] I2=soc.cpu.reg_op2[17] I3=soc.cpu.reg_op2[16] O=$abc$61454$n5120_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op2[14] I2=soc.cpu.reg_op2[13] I3=soc.cpu.reg_op2[12] O=$abc$61454$n5121_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[7] I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op2[0] O=$abc$61454$n5122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op2[10] I2=soc.cpu.reg_op2[9] I3=soc.cpu.reg_op2[8] O=$abc$61454$n5123_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=resetn I1=soc.cpu.pcpi_div.pcpi_wait I2=$false I3=$false O=$abc$61454$n5781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_rem I1=soc.cpu.pcpi_div.instr_remu I2=$abc$61454$n5126_1 I3=resetn O=$abc$61454$n5782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_divu I2=$false I3=$false O=$abc$61454$n5126_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=resetn I1=soc.cpu.pcpi_mul.mul_finish I2=$false I3=$false O=$abc$61454$n5786
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n3907 I1=$abc$61454$n5798 I2=$abc$61454$n10265 I3=$false O=$abc$61454$n5800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5130 I1=$abc$61454$n5153 I2=$abc$61454$n5147_1 I3=$abc$61454$n5144_1 O=$abc$61454$n6022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$61454$n5140 I1=$abc$61454$n5131 I2=$abc$61454$n5135 I3=$abc$61454$n4313 O=$abc$61454$n5130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n5132 I1=soc.cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$61454$n5131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5133 I1=$abc$61454$n4526 I2=$false I3=$false O=$abc$61454$n5132
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5134 I1=$abc$61454$n4601_1 I2=$false I3=$false O=$abc$61454$n5133
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4503 I1=$abc$61454$n4506 I2=$false I3=$false O=$abc$61454$n5134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5136 I1=$abc$61454$n5138 I2=$false I3=$false O=$abc$61454$n5135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5137 I1=soc.cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$61454$n5136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5134 I1=$abc$61454$n4601_1 I2=$false I3=$false O=$abc$61454$n5137
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5139 I1=soc.cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$61454$n5138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4328 I2=$false I3=$false O=$abc$61454$n5139
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5143 I2=$abc$61454$n5141 I3=$false O=$abc$61454$n5140
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n5142 I2=$false I3=$false O=$abc$61454$n5141
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4314 I1=soc.cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$61454$n5142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$61454$n8080_1 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5143
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4393 I1=$abc$61454$n5145_1 I2=$abc$61454$n5149 I3=$false O=$abc$61454$n5144_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n5146 I1=$abc$61454$n5147_1 I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61454$n5148_1 O=$abc$61454$n5145_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n4564 I1=$abc$61454$n5143 I2=$abc$61454$n4314 I3=$abc$61454$n4524 O=$abc$61454$n5146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$61454$n4022 I3=$false O=$abc$61454$n5147_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n5143 I1=$abc$61454$n4328 I2=$false I3=$false O=$abc$61454$n5148_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5151_1 I1=$abc$61454$n5150_1 I2=$abc$61454$n5143 I3=$false O=$abc$61454$n5149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n1 I1=$abc$61454$n5147_1 I2=$false I3=$false O=$abc$61454$n5150_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n5152 I2=$false I3=$false O=$abc$61454$n5151_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4328 I1=$abc$61454$n4341 I2=$false I3=$false O=$abc$61454$n5152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n5143 I2=$abc$61454$n5154 I3=$abc$61454$n4387_1 O=$abc$61454$n5153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n4524 I1=$abc$61454$n5139 I2=$false I3=$false O=$abc$61454$n5154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5151_1 I1=$abc$61454$n5157 I2=$abc$61454$n5160 I3=$false O=$abc$61454$n5156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n5158 I1=$abc$61454$n5150_1 I2=$false I3=$false O=$abc$61454$n5157
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5142 I1=$abc$61454$n5159 I2=$abc$61454$n4328 I3=$abc$61454$n4393 O=$abc$61454$n5158
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$61454$n4404 I1=$abc$61454$n4502 I2=$false I3=$false O=$abc$61454$n5159
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$61454$n4558 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5162 I1=$abc$61454$n5135 I2=$abc$61454$n4313 I3=$false O=$abc$61454$n5161
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5160 I2=$abc$61454$n5141 I3=$false O=$abc$61454$n5162
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n5132 I1=$abc$61454$n4313 I2=$abc$61454$n4523 I3=soc.cpu.mem_rdata_latched[5] O=$abc$61454$n5164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4596_1 I1=$abc$61454$n4393 I2=$false I3=$false O=$abc$61454$n5166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5160 I1=$abc$61454$n5154 I2=$abc$61454$n4566 I3=$abc$61454$n4387_1 O=$abc$61454$n5167
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$61454$n4550 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5173_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5147_1 I1=$abc$61454$n4313 I2=$false I3=$false O=$abc$61454$n5175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5136 I1=$abc$61454$n4313 I2=$false I3=$false O=$abc$61454$n5177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4524 I1=$abc$61454$n5181_1 I2=$false I3=$false O=$abc$61454$n5180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5139 I1=$abc$61454$n4387_1 I2=$false I3=$false O=$abc$61454$n5181_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5166 I1=soc.cpu.mem_rdata_latched[3] I2=$false I3=$false O=$abc$61454$n5182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4393 I2=$abc$61454$n4524 I3=$abc$61454$n5184_1 O=$abc$61454$n5183_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n4387_1 I1=$abc$61454$n4530_1 I2=$false I3=$false O=$abc$61454$n5184_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5151_1 I1=$abc$61454$n5157 I2=$abc$61454$n5191 I3=$abc$61454$n5187_1 O=$abc$61454$n6031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$61454$n5188 I1=$abc$61454$n4313 I2=$abc$61454$n5193 I3=$abc$61454$n5147_1 O=$abc$61454$n5187_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n5136 I1=$abc$61454$n5189_1 I2=$abc$61454$n5190_1 I3=$abc$61454$n5192_1 O=$abc$61454$n5188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n5133 I1=soc.cpu.mem_rdata_latched[4] I2=$false I3=$false O=$abc$61454$n5189_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5191 I2=$abc$61454$n5141 I3=$false O=$abc$61454$n5190_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$61454$n4547 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5139 I1=$abc$61454$n4526 I2=soc.cpu.mem_rdata_latched[12] I3=$false O=$abc$61454$n5192_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$61454$n4507 I1=$abc$61454$n5184_1 I2=$abc$61454$n5191 I3=$abc$61454$n5180 O=$abc$61454$n5193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n5196 I1=$abc$61454$n5147_1 I2=$abc$61454$n5195 I3=$abc$61454$n5199 O=$abc$61454$n6034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=$abc$61454$n5180 I1=$abc$61454$n5151_1 I2=$abc$61454$n5157 I3=$false O=$abc$61454$n5195
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5184_1 I2=$abc$61454$n5197_1 I3=$abc$61454$n4313 O=$abc$61454$n5196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5199 I2=$abc$61454$n5141 I3=$abc$61454$n5198_1 O=$abc$61454$n5197_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n5139 I1=$abc$61454$n4341 I2=soc.cpu.mem_rdata_latched[12] I3=$false O=$abc$61454$n5198_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$61454$n5200_1 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4542_1 I1=$abc$61454$n4543 I2=$false I3=$false O=$abc$61454$n5200_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5202 I1=$abc$61454$n5175 I2=$abc$61454$n5195 I3=$abc$61454$n5205 O=$abc$61454$n6037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=$abc$61454$n5203_1 I1=$abc$61454$n5204_1 I2=$abc$61454$n4314 I3=$abc$61454$n5198_1 O=$abc$61454$n5202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n5012 I2=$abc$61454$n4410 I3=$false O=$abc$61454$n5203_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5205 I1=$abc$61454$n4355_1 I2=soc.cpu.mem_rdata_latched[12] I3=$abc$61454$n4373 O=$abc$61454$n5204_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000011011100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$61454$n4544 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n5147_1 I2=$abc$61454$n5210 I3=$abc$61454$n5207_1 O=$abc$61454$n6094
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[8] I1=$abc$61454$n4503 I2=$abc$61454$n5208 I3=soc.cpu.mem_xfer O=$abc$61454$n5207_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=$abc$61454$n5209 I1=$abc$61454$n5150_1 I2=$false I3=$false O=$abc$61454$n5208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4526 I1=$abc$61454$n4313 I2=soc.cpu.mem_rdata_latched[0] I3=$abc$61454$n4388 O=$abc$61454$n5209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n4526 I1=$abc$61454$n4313 I2=$false I3=$false O=$abc$61454$n5210
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=$abc$61454$n4507 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5215_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n1 I1=$abc$61454$n5219 I2=$abc$61454$n5147_1 I3=$abc$61454$n5223 O=$abc$61454$n6100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000010111111
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5221 I2=$abc$61454$n5220 I3=$false O=$abc$61454$n5219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61454$n5209 I2=soc.cpu.mem_rdata_q[10] I3=$false O=$abc$61454$n5220
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61454$n1 I2=$abc$61454$n5210 I3=$abc$61454$n5222 O=$abc$61454$n5221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[0] I1=$abc$61454$n4388 I2=$false I3=$false O=$abc$61454$n5222
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[10] I1=$abc$61454$n4373 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n1 I1=$abc$61454$n5225 I2=$abc$61454$n5147_1 I3=$abc$61454$n5227 O=$abc$61454$n6103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000010111111
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n5221 I2=$abc$61454$n5226 I3=$false O=$abc$61454$n5225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.cpu.mem_xfer I1=$abc$61454$n5209 I2=soc.cpu.mem_rdata_q[11] I3=$false O=$abc$61454$n5226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=$abc$61454$n4355_1 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5195 I1=$abc$61454$n5234 I2=$abc$61454$n8129 I3=$false O=$abc$61454$n6115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$61454$n5234 I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61454$n5232 I3=$abc$61454$n4312 O=$abc$61454$n5231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$61454$n5233 I2=$abc$61454$n4410 I3=$false O=$abc$61454$n5232
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=soc.cpu.mem_rdata_latched[6] I2=$false I3=$false O=$abc$61454$n5233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_latched[12] I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5234
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[0] I1=$abc$61454$n4524 I2=$abc$61454$n5240 I3=soc.cpu.mem_rdata_latched[3] O=$abc$61454$n5239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5137 I1=$abc$61454$n4313 I2=$false I3=$false O=$abc$61454$n5240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$61454$n4328 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4314 I1=$abc$61454$n4354 I2=$false I3=$false O=$abc$61454$n5245
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4530_1 I1=$abc$61454$n4387_1 I2=$abc$61454$n5151_1 I3=$false O=$abc$61454$n5246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n5240 I1=$abc$61454$n5147_1 I2=$false I3=$false O=$abc$61454$n5249_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$61454$n4341 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5255 I1=soc.cpu.mem_rdata_latched[5] I2=$abc$61454$n5249_1 I3=$false O=$abc$61454$n6163
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=$abc$61454$n4315 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5257 I1=soc.cpu.mem_rdata_latched[6] I2=$abc$61454$n5249_1 I3=$false O=$abc$61454$n6166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=$abc$61454$n5258 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4605_1 I1=$abc$61454$n4604 I2=soc.cpu.mem_la_secondword I3=$false O=$abc$61454$n5258
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n5249_1 I1=$abc$61454$n5261 I2=$abc$61454$n5260 I3=$false O=$abc$61454$n6169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$61454$n5136 I1=$abc$61454$n5175 I2=$false I3=$false O=$abc$61454$n5260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=$abc$61454$n4589 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5249_1 I1=$abc$61454$n5263_1 I2=$abc$61454$n5260 I3=$false O=$abc$61454$n6172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=$abc$61454$n4534 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5263_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5249_1 I1=$abc$61454$n5265 I2=$abc$61454$n5260 I3=$false O=$abc$61454$n6175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=$abc$61454$n4578 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5274 I1=$abc$61454$n5267_1 I2=$abc$61454$n5272_1 I3=$abc$61454$n5260 O=$abc$61454$n6192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=$abc$61454$n4596_1 I1=$abc$61454$n5268 I2=$abc$61454$n5270_1 I3=$abc$61454$n5150_1 O=$abc$61454$n5267_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$61454$n4599 I1=$abc$61454$n5269_1 I2=$abc$61454$n4314 I3=$abc$61454$n4393 O=$abc$61454$n5268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$61454$n4502 I1=$abc$61454$n4404 I2=$false I3=$false O=$abc$61454$n5269_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n5271 I2=$abc$61454$n5181_1 I3=$false O=$abc$61454$n5270_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4354 I2=$abc$61454$n5152 I3=$abc$61454$n4526 O=$abc$61454$n5271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$61454$n5147_1 I1=$abc$61454$n5273_1 I2=soc.cpu.mem_rdata_latched[2] I3=$false O=$abc$61454$n5272_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n5139 I1=$abc$61454$n5245 I2=$abc$61454$n4313 I3=$false O=$abc$61454$n5273_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=$abc$61454$n4425 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5274
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5267_1 I1=$abc$61454$n5277 I2=$abc$61454$n5276_1 I3=$false O=$abc$61454$n6195
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n5147_1 I2=$abc$61454$n5273_1 I3=$abc$61454$n5260 O=$abc$61454$n5276_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$61454$n4395 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5267_1 I1=$abc$61454$n5283 I2=$abc$61454$n5279_1 I3=$false O=$abc$61454$n6198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$61454$n5281_1 I1=$abc$61454$n5280 I2=$abc$61454$n5177 I3=$abc$61454$n5147_1 O=$abc$61454$n5279_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n5273_1 I1=$abc$61454$n5166 I2=soc.cpu.mem_rdata_latched[4] I3=$false O=$abc$61454$n5280
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n5282_1 I1=soc.cpu.mem_rdata_latched[6] I2=$false I3=$false O=$abc$61454$n5281_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4387_1 I1=$abc$61454$n5139 I2=$false I3=$false O=$abc$61454$n5282_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=$abc$61454$n4418 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5283
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n5287_1 I1=$abc$61454$n5147_1 I2=$abc$61454$n5285_1 I3=$false O=$abc$61454$n6201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n5286 I1=$abc$61454$n5267_1 I2=$abc$61454$n5260 I3=$false O=$abc$61454$n5285_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=$abc$61454$n4411 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n4387_1 I2=$abc$61454$n4596_1 I3=$abc$61454$n5288_1 O=$abc$61454$n5287_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n5166 I1=$abc$61454$n5273_1 I2=$abc$61454$n5184_1 I3=soc.cpu.mem_rdata_latched[5] O=$abc$61454$n5288_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n5267_1 I1=$abc$61454$n5293_1 I2=$abc$61454$n5290_1 I3=$false O=$abc$61454$n6204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$61454$n5292 I1=$abc$61454$n5291_1 I2=$abc$61454$n5177 I3=$abc$61454$n5147_1 O=$abc$61454$n5290_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n5166 I1=$abc$61454$n5273_1 I2=$abc$61454$n4600_1 I3=soc.cpu.mem_rdata_latched[6] O=$abc$61454$n5291_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n5282_1 I2=$false I3=$false O=$abc$61454$n5292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=$abc$61454$n8059 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5293_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n5147_1 I2=$abc$61454$n5210 I3=$abc$61454$n5295 O=$abc$61454$n6229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.mem_rdata_latched[7] I2=$abc$61454$n5208 I3=soc.cpu.mem_xfer O=$abc$61454$n5295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5297_1 I1=$abc$61454$n5175 I2=$abc$61454$n5195 I3=$abc$61454$n5298 O=$abc$61454$n6234
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5298 I2=$abc$61454$n5141 I3=$abc$61454$n5198_1 O=$abc$61454$n5297_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$61454$n5299_1 I2=soc.cpu.mem_xfer I3=$false O=$abc$61454$n5298
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$61454$n4540 I1=$abc$61454$n4541 I2=$false I3=$false O=$abc$61454$n5299_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4816_1 I1=soc.cpu.mem_wstrb[0] I2=$abc$61454$n5301 I3=$abc$61454$n4678 O=$abc$61454$n6250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n4814_1 I2=$false I3=$false O=$abc$61454$n5301
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$61454$n5303_1 I3=$false O=$abc$61454$n5302_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=$false O=$abc$61454$n5303_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n4816_1 I1=soc.cpu.mem_wstrb[1] I2=$abc$61454$n5305_1 I3=$abc$61454$n4678 O=$abc$61454$n6253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n5306_1 I1=$abc$61454$n5303_1 I2=$abc$61454$n4814_1 I3=$false O=$abc$61454$n5305_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=$false I3=$false O=$abc$61454$n5306_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4816_1 I1=soc.cpu.mem_wstrb[2] I2=$abc$61454$n5308_1 I3=$abc$61454$n4678 O=$abc$61454$n6256
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$61454$n5309_1 I1=$abc$61454$n4814_1 I2=$false I3=$false O=$abc$61454$n5308_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op1[1] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n5309_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n4816_1 I1=soc.cpu.mem_wstrb[3] I2=$abc$61454$n5311 I3=$abc$61454$n4678 O=$abc$61454$n6259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=$abc$61454$n5312 I2=$abc$61454$n5313 I3=$abc$61454$n4814_1 O=$abc$61454$n5311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[2] I2=$false I3=$false O=$abc$61454$n5312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=$false I3=$false O=$abc$61454$n5313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4804 I1=$abc$61454$n4532 I2=$false I3=$false O=$abc$61454$n6277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5010 I1=$abc$61454$n5316 I2=$abc$61454$n4599 I3=$abc$61454$n5240 O=$abc$61454$n6279
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=soc.cpu.mem_rdata_latched[4] I2=soc.cpu.mem_rdata_latched[5] I3=$false O=$abc$61454$n5316
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n5011 I2=$abc$61454$n5318 I3=$abc$61454$n5151_1 O=$abc$61454$n6284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$61454$n5319 I1=soc.cpu.mem_rdata_latched[6] I2=$false I3=$false O=$abc$61454$n5318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=soc.cpu.mem_rdata_latched[5] I2=$false I3=$false O=$abc$61454$n5319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5269_1 I1=$abc$61454$n4521 I2=$abc$61454$n5321 I3=$false O=$abc$61454$n6287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n5010 I1=$abc$61454$n4390 I2=$abc$61454$n5318 I3=$false O=$abc$61454$n5321
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n5328 I1=soc.cpu.mem_rdata_latched[7] I2=$abc$61454$n5323 I3=$false O=$abc$61454$n6292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n6444 I1=$abc$61454$n5326 I2=$abc$61454$n5324 I3=$abc$61454$n5327 O=$abc$61454$n5323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$61454$n5325 I1=$abc$61454$n4314 I2=$abc$61454$n4565_1 I3=$abc$61454$n4393 O=$abc$61454$n5324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4502 I1=$abc$61454$n4599 I2=soc.cpu.mem_rdata_latched[7] I3=$abc$61454$n4404 O=$abc$61454$n5325
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$61454$n4527 I1=$abc$61454$n4312 I2=$false I3=$false O=$abc$61454$n5326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n5151_1 I2=$abc$61454$n5282_1 I3=$abc$61454$n6301 O=$abc$61454$n5327
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n5329 I2=$abc$61454$n1 I3=$abc$61454$n5166 O=$abc$61454$n5328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$61454$n4601_1 I1=$abc$61454$n4599 I2=$abc$61454$n5139 I3=$false O=$abc$61454$n5329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n5282_1 I1=soc.cpu.mem_rdata_latched[3] I2=$abc$61454$n5331 I3=$abc$61454$n4503 O=$abc$61454$n6294
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$61454$n4531 I1=$abc$61454$n5332 I2=$false I3=$false O=$abc$61454$n5331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4393 I1=$abc$61454$n5334 I2=$abc$61454$n5333_1 I3=$abc$61454$n5326 O=$abc$61454$n5332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$61454$n5329 I1=soc.cpu.mem_rdata_latched[0] I2=$abc$61454$n1 I3=$false O=$abc$61454$n5333_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n4314 I1=$abc$61454$n4404 I2=$abc$61454$n4596_1 I3=$false O=$abc$61454$n5334
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61454$n5282_1 I2=$abc$61454$n5331 I3=$abc$61454$n4507 O=$abc$61454$n6296
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$61454$n4531 I1=$abc$61454$n5332 I2=$abc$61454$n4373 I3=$abc$61454$n5337 O=$abc$61454$n6298
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n5326 I1=$abc$61454$n5282_1 I2=$false I3=$false O=$abc$61454$n5337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5339 I1=$abc$61454$n5333_1 I2=$abc$61454$n4355_1 I3=$false O=$abc$61454$n6300
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n4574_1 I1=$abc$61454$n5334 I2=$abc$61454$n4393 I3=$false O=$abc$61454$n5339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4328 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4341 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n4315 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6330
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4603_1 I1=$abc$61454$n5344 I2=$false I3=$false O=$abc$61454$n6331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n1 I1=soc.cpu.mem_rdata_latched[12] I2=$false I3=$false O=$abc$61454$n5344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4588 I1=$abc$61454$n5344 I2=$false I3=$false O=$abc$61454$n6332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4533_1 I1=$abc$61454$n5344 I2=$false I3=$false O=$abc$61454$n6333
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4577 I1=$abc$61454$n5344 I2=$false I3=$false O=$abc$61454$n6334
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=$abc$61454$n5349 I2=$abc$61454$n4575 I3=$false O=$abc$61454$n6386
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.instr_sltu I2=soc.cpu.instr_slti I3=soc.cpu.instr_sltiu O=$abc$61454$n5349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n4502 I1=$abc$61454$n5166 I2=$abc$61454$n5351 I3=$false O=$abc$61454$n6388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n4596_1 I1=$abc$61454$n4387_1 I2=$abc$61454$n4404 I3=$abc$61454$n1 O=$abc$61454$n5351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$61454$n5319 I2=$abc$61454$n5353 I3=$abc$61454$n5222 O=$abc$61454$n6393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$61454$n1 I1=$abc$61454$n4406 I2=$false I3=$false O=$abc$61454$n5353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5318 I1=$abc$61454$n5353 I2=$abc$61454$n5210 I3=$false O=$abc$61454$n6396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n4600_1 I1=$abc$61454$n4599 I2=$abc$61454$n5360 I3=$abc$61454$n4531 O=$abc$61454$n5359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n5012 I2=$abc$61454$n4502 I3=$abc$61454$n5184_1 O=$abc$61454$n5360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4409 I1=$abc$61454$n5362_1 I2=$false I3=$false O=$abc$61454$n6408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n5353 I1=$abc$61454$n5316 I2=$abc$61454$n4404 I3=$abc$61454$n4521 O=$abc$61454$n5362_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[2] I1=$abc$61454$n4573 I2=$abc$61454$n4585 I3=$false O=$abc$61454$n6419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n4424 I1=$abc$61454$n5344 I2=$false I3=$false O=$abc$61454$n6481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$61454$n4355_1 I1=$abc$61454$n8059 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=$abc$61454$n5299_1 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4507 I1=$abc$61454$n4547 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4373 I1=$abc$61454$n5200_1 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$61454$n8080_1 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n4395 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61454$n4418 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[5] I1=$abc$61454$n4411 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[7] I1=$abc$61454$n4558 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$61454$n4550 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4503 I1=$abc$61454$n4544 I2=$abc$61454$n1 I3=$false O=$abc$61454$n6492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[0] I2=$false I3=$false O=$abc$61454$n6499
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.latched_store I2=soc.cpu.latched_branch I3=$false O=$abc$61454$n5377
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6722 I2=$abc$61454$n5379 I3=$false O=$abc$61454$n6500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n6499 I1=$abc$61454$n5380 I2=$abc$61454$n5394 I3=$false O=$abc$61454$n5379
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=$abc$61454$n4466 I2=$abc$61454$n5381 I3=$false O=$abc$61454$n5380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n5382 I1=$abc$61454$n4073 I2=$false I3=$false O=$abc$61454$n5381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5383 I1=$abc$61454$n4466 I2=$false I3=$false O=$abc$61454$n5382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5384 I1=$abc$61454$n5389 I2=$false I3=$false O=$abc$61454$n5383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5385 I1=$abc$61454$n5386 I2=$abc$61454$n5387 I3=$abc$61454$n5388 O=$abc$61454$n5384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=soc.cpu.irq_pending[21] I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_pending[23] O=$abc$61454$n5385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.irq_pending[17] I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_pending[19] O=$abc$61454$n5386
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=soc.cpu.irq_pending[29] I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_pending[31] O=$abc$61454$n5387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_pending[25] I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_pending[27] O=$abc$61454$n5388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5390 I1=$abc$61454$n5391 I2=$abc$61454$n5392 I3=$abc$61454$n5393 O=$abc$61454$n5389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=soc.cpu.irq_pending[13] I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_pending[15] O=$abc$61454$n5390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_pending[9] I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_pending[11] O=$abc$61454$n5391
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_pending[7] O=$abc$61454$n5392
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=soc.cpu.irq_pending[1] I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_pending[3] O=$abc$61454$n5393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5395 I1=$abc$61454$n4073 I2=$abc$61454$n6658 I3=$false O=$abc$61454$n5394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5396 I1=$abc$61454$n4112 I2=$false I3=$false O=$abc$61454$n5395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5383 I1=$abc$61454$n4466 I2=$false I3=$false O=$abc$61454$n5396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[1] I1=$abc$61454$n5398 I2=$abc$61454$n3955 I3=$abc$61454$n5377 O=$abc$61454$n6502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[1] I1=soc.cpu.alu_out_q[1] I2=soc.cpu.latched_stalu I3=$false O=$abc$61454$n5398
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6723 I2=$abc$61454$n5400 I3=$false O=$abc$61454$n6503
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$61454$n5380 I1=soc.cpu.compressed_instr I2=$abc$61454$n5402 I3=$abc$61454$n6502 O=$abc$61454$n5400
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010111000000
.gate SB_LUT4 I0=$abc$61454$n5395 I1=$abc$61454$n4073 I2=$false I3=$false O=$abc$61454$n5402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[2] I2=$abc$61454$n5404 I3=$false O=$abc$61454$n6505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[2] I1=soc.cpu.alu_out_q[2] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6724 I2=$abc$61454$n5406 I3=$false O=$abc$61454$n6506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6660 I2=$abc$61454$n5380 I3=$abc$61454$n6505 O=$abc$61454$n5406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[3] I2=$abc$61454$n5408 I3=$false O=$abc$61454$n6508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[3] I1=soc.cpu.alu_out_q[3] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6661 I2=$abc$61454$n5410 I3=$false O=$abc$61454$n6509
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6508 I2=$abc$61454$n4698_1 I3=$abc$61454$n6725 O=$abc$61454$n5410
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=$abc$61454$n5412 I2=soc.cpu.irq_state[0] I3=$abc$61454$n3955 O=$abc$61454$n6511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[4] I1=soc.cpu.alu_out_q[4] I2=soc.cpu.latched_stalu I3=$false O=$abc$61454$n5412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6726 I2=$abc$61454$n5414 I3=$false O=$abc$61454$n6512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6662 I2=$abc$61454$n5380 I3=$abc$61454$n6511 O=$abc$61454$n5414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[5] I2=$abc$61454$n5416 I3=$false O=$abc$61454$n6514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[5] I1=soc.cpu.alu_out_q[5] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6727 I2=$abc$61454$n5418 I3=$false O=$abc$61454$n6515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6663 I2=$abc$61454$n5380 I3=$abc$61454$n6514 O=$abc$61454$n5418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[6] I2=$abc$61454$n5420 I3=$false O=$abc$61454$n6517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[6] I1=soc.cpu.alu_out_q[6] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6728 I2=$abc$61454$n5422 I3=$false O=$abc$61454$n6518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6664 I2=$abc$61454$n5380 I3=$abc$61454$n6517 O=$abc$61454$n5422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[7] I2=$abc$61454$n5424 I3=$false O=$abc$61454$n6520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[7] I1=soc.cpu.alu_out_q[7] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6729 I2=$abc$61454$n5426 I3=$false O=$abc$61454$n6521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6665 I2=$abc$61454$n5380 I3=$abc$61454$n6520 O=$abc$61454$n5426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[8] I2=$abc$61454$n5428 I3=$false O=$abc$61454$n6523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[8] I1=soc.cpu.alu_out_q[8] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6730 I2=$abc$61454$n5430 I3=$false O=$abc$61454$n6524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6666 I2=$abc$61454$n5380 I3=$abc$61454$n6523 O=$abc$61454$n5430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[9] I2=$abc$61454$n5432 I3=$false O=$abc$61454$n6526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[9] I1=soc.cpu.alu_out_q[9] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6667 I2=$abc$61454$n5434 I3=$false O=$abc$61454$n6527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6526 I2=$abc$61454$n4698_1 I3=$abc$61454$n6731 O=$abc$61454$n5434
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[10] I2=$abc$61454$n5436 I3=$false O=$abc$61454$n6529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[10] I1=soc.cpu.alu_out_q[10] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6732 I2=$abc$61454$n5438 I3=$false O=$abc$61454$n6530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6668 I2=$abc$61454$n5380 I3=$abc$61454$n6529 O=$abc$61454$n5438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[11] I2=$abc$61454$n5440_1 I3=$false O=$abc$61454$n6532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[11] I1=soc.cpu.alu_out_q[11] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5440_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6733 I2=$abc$61454$n5442_1 I3=$false O=$abc$61454$n6533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6669 I2=$abc$61454$n5380 I3=$abc$61454$n6532 O=$abc$61454$n5442_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[12] I2=$abc$61454$n5444_1 I3=$false O=$abc$61454$n6535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[12] I1=soc.cpu.alu_out_q[12] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5444_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6670 I2=$abc$61454$n5446 I3=$false O=$abc$61454$n6536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6535 I2=$abc$61454$n4698_1 I3=$abc$61454$n6734 O=$abc$61454$n5446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[13] I2=$abc$61454$n5448_1 I3=$false O=$abc$61454$n6538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[13] I1=soc.cpu.alu_out_q[13] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5448_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6735 I2=$abc$61454$n5450 I3=$false O=$abc$61454$n6539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6671 I2=$abc$61454$n5380 I3=$abc$61454$n6538 O=$abc$61454$n5450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[14] I2=$abc$61454$n5452 I3=$false O=$abc$61454$n6541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[14] I1=soc.cpu.alu_out_q[14] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6736 I2=$abc$61454$n5454 I3=$false O=$abc$61454$n6542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6672 I2=$abc$61454$n5380 I3=$abc$61454$n6541 O=$abc$61454$n5454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[15] I2=$abc$61454$n5456 I3=$false O=$abc$61454$n6544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[15] I1=soc.cpu.alu_out_q[15] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6673 I2=$abc$61454$n5458 I3=$false O=$abc$61454$n6545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6544 I2=$abc$61454$n4698_1 I3=$abc$61454$n6737 O=$abc$61454$n5458
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=$abc$61454$n5460 I2=soc.cpu.irq_state[0] I3=$abc$61454$n3955 O=$abc$61454$n6547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[16] I1=soc.cpu.alu_out_q[16] I2=soc.cpu.latched_stalu I3=$false O=$abc$61454$n5460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6547 I2=$abc$61454$n5462 I3=$false O=$abc$61454$n6548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n6674 I1=$abc$61454$n5402 I2=$abc$61454$n4698_1 I3=$abc$61454$n6738 O=$abc$61454$n5462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[17] I2=$abc$61454$n5464 I3=$false O=$abc$61454$n6550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[17] I1=soc.cpu.alu_out_q[17] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6675 I2=$abc$61454$n5466 I3=$false O=$abc$61454$n6551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6550 I2=$abc$61454$n4698_1 I3=$abc$61454$n6739 O=$abc$61454$n5466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=$abc$61454$n5468 I2=soc.cpu.irq_state[0] I3=$abc$61454$n3955 O=$abc$61454$n6553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[18] I1=soc.cpu.alu_out_q[18] I2=soc.cpu.latched_stalu I3=$false O=$abc$61454$n5468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6553 I2=$abc$61454$n5470 I3=$false O=$abc$61454$n6554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n6676 I1=$abc$61454$n5402 I2=$abc$61454$n4698_1 I3=$abc$61454$n6740 O=$abc$61454$n5470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[19] I2=$abc$61454$n5472_1 I3=$false O=$abc$61454$n6556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[19] I1=soc.cpu.alu_out_q[19] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5472_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6741 I2=$abc$61454$n5474 I3=$false O=$abc$61454$n6557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6677 I2=$abc$61454$n5380 I3=$abc$61454$n6556 O=$abc$61454$n5474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[20] I2=$abc$61454$n5476 I3=$false O=$abc$61454$n6559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[20] I1=soc.cpu.alu_out_q[20] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6678 I2=$abc$61454$n5478 I3=$false O=$abc$61454$n6560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6559 I2=$abc$61454$n4698_1 I3=$abc$61454$n6742 O=$abc$61454$n5478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[21] I2=$abc$61454$n5480 I3=$false O=$abc$61454$n6562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[21] I1=soc.cpu.alu_out_q[21] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6679 I2=$abc$61454$n5482 I3=$false O=$abc$61454$n6563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6562 I2=$abc$61454$n4698_1 I3=$abc$61454$n6743 O=$abc$61454$n5482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[22] I2=$abc$61454$n5484 I3=$false O=$abc$61454$n6565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[22] I1=soc.cpu.alu_out_q[22] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6744 I2=$abc$61454$n5486 I3=$false O=$abc$61454$n6566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6680 I2=$abc$61454$n5380 I3=$abc$61454$n6565 O=$abc$61454$n5486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[23] I2=$abc$61454$n5488_1 I3=$false O=$abc$61454$n6568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[23] I1=soc.cpu.alu_out_q[23] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5488_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6745 I2=$abc$61454$n5490 I3=$false O=$abc$61454$n6569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6681 I2=$abc$61454$n5380 I3=$abc$61454$n6568 O=$abc$61454$n5490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[24] I2=$abc$61454$n5492 I3=$false O=$abc$61454$n6571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[24] I1=soc.cpu.alu_out_q[24] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6746 I2=$abc$61454$n5494 I3=$false O=$abc$61454$n6572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6682 I2=$abc$61454$n5380 I3=$abc$61454$n6571 O=$abc$61454$n5494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[25] I2=$abc$61454$n5496 I3=$false O=$abc$61454$n6574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[25] I1=soc.cpu.alu_out_q[25] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6683 I2=$abc$61454$n5498 I3=$false O=$abc$61454$n6575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6574 I2=$abc$61454$n4698_1 I3=$abc$61454$n6747 O=$abc$61454$n5498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[26] I2=$abc$61454$n5500 I3=$false O=$abc$61454$n6577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[26] I1=soc.cpu.alu_out_q[26] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6748 I2=$abc$61454$n5502 I3=$false O=$abc$61454$n6578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6684 I2=$abc$61454$n5380 I3=$abc$61454$n6577 O=$abc$61454$n5502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[27] I2=$abc$61454$n5504 I3=$false O=$abc$61454$n6580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[27] I1=soc.cpu.alu_out_q[27] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6749 I2=$abc$61454$n5506 I3=$false O=$abc$61454$n6581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6685 I2=$abc$61454$n5380 I3=$abc$61454$n6580 O=$abc$61454$n5506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[28] I2=$abc$61454$n5508 I3=$false O=$abc$61454$n6583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[28] I1=soc.cpu.alu_out_q[28] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6686 I2=$abc$61454$n5510 I3=$false O=$abc$61454$n6584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6583 I2=$abc$61454$n4698_1 I3=$abc$61454$n6750 O=$abc$61454$n5510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[29] I2=$abc$61454$n5512 I3=$false O=$abc$61454$n6586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[29] I1=soc.cpu.alu_out_q[29] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6687 I2=$abc$61454$n5514 I3=$false O=$abc$61454$n6587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6586 I2=$abc$61454$n4698_1 I3=$abc$61454$n6751 O=$abc$61454$n5514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[30] I2=$abc$61454$n5516 I3=$false O=$abc$61454$n6589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[30] I1=soc.cpu.alu_out_q[30] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6688 I2=$abc$61454$n5518 I3=$false O=$abc$61454$n6590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5380 I1=$abc$61454$n6589 I2=$abc$61454$n4698_1 I3=$abc$61454$n6752 O=$abc$61454$n5518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n5377 I1=soc.cpu.reg_next_pc[31] I2=$abc$61454$n5520 I3=$false O=$abc$61454$n6592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[31] I1=soc.cpu.alu_out_q[31] I2=soc.cpu.latched_stalu I3=$abc$61454$n3955 O=$abc$61454$n5520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4698_1 I1=$abc$61454$n6753 I2=$abc$61454$n5522 I3=$false O=$abc$61454$n6593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5402 I1=$abc$61454$n6689 I2=$abc$61454$n5380 I3=$abc$61454$n6592 O=$abc$61454$n5522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n10174 I1=$abc$61454$n7763 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[0] I1=soc.cpu.decoded_rs1[1] I2=$abc$61454$n5525 I3=$false O=$abc$61454$n5524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[2] I1=soc.cpu.decoded_rs1[3] I2=soc.cpu.decoded_rs1[4] I3=soc.cpu.decoded_rs1[5] O=$abc$61454$n5525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n10175 I1=$abc$61454$n7761 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5816 I1=$abc$61454$n5815 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$61454$n5819 I1=$abc$61454$n5820 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9148 I1=$abc$61454$n9139 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5841 I1=$abc$61454$n5842 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5844 I1=$abc$61454$n5845 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8972 I1=$abc$61454$n8973 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5862 I1=$abc$61454$n5863 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5856 I1=$abc$61454$n5857 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5853 I1=$abc$61454$n5854 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5850 I1=$abc$61454$n5851 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5847 I1=$abc$61454$n5848 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8083 I1=$abc$61454$n7765 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8081 I1=$abc$61454$n8082 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8080 I1=$abc$61454$n5874 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9141 I1=$abc$61454$n9142 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8079 I1=$abc$61454$n5839 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9290 I1=$abc$61454$n5836 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5871 I1=$abc$61454$n5833 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5865 I1=$abc$61454$n5830 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5867 I1=$abc$61454$n5827 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5869 I1=$abc$61454$n5823 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5859 I1=$abc$61454$n5860 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9897 I1=$abc$61454$n9898 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9146 I1=$abc$61454$n9147 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n7145 I1=$abc$61454$n7146 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8711 I1=$abc$61454$n8712 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n7756 I1=$abc$61454$n7757 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9155 I1=$abc$61454$n9137 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n9216 I1=$abc$61454$n8078 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n8140 I1=$abc$61454$n8075 I2=$abc$61454$n5524 I3=$abc$61454$n5817 O=soc.cpu.cpuregs_rs1[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5018 I2=soc.cpu.cpuregs_rs1[0] I3=$abc$61454$n5569 O=$abc$61454$n6979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5559 I1=$abc$61454$n5563_1 I2=$abc$61454$n5568 I3=$false O=$abc$61454$n5558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.timer[19] I2=$abc$61454$n5560_1 I3=$abc$61454$n5562_1 O=$abc$61454$n5559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.timer[24] I1=soc.cpu.timer[27] I2=$abc$61454$n5561_1 I3=$false O=$abc$61454$n5560_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.timer[28] I1=soc.cpu.timer[29] I2=soc.cpu.timer[30] I3=soc.cpu.timer[31] O=$abc$61454$n5561_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[20] I1=soc.cpu.timer[21] I2=soc.cpu.timer[22] I3=soc.cpu.timer[23] O=$abc$61454$n5562_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5564 I1=$abc$61454$n5565 I2=$abc$61454$n5566 I3=$abc$61454$n5567 O=$abc$61454$n5563_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.timer[5] I2=soc.cpu.timer[6] I3=soc.cpu.timer[7] O=$abc$61454$n5564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer[1] I2=soc.cpu.timer[2] I3=soc.cpu.timer[3] O=$abc$61454$n5565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[12] I1=soc.cpu.timer[13] I2=soc.cpu.timer[14] I3=soc.cpu.timer[15] O=$abc$61454$n5566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[8] I1=soc.cpu.timer[9] I2=soc.cpu.timer[10] I3=soc.cpu.timer[11] O=$abc$61454$n5567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[17] I1=soc.cpu.timer[18] I2=soc.cpu.timer[25] I3=soc.cpu.timer[26] O=$abc$61454$n5568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n5569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[1] I1=$abc$61454$n5571 I2=$abc$61454$n5569 I3=$false O=$abc$61454$n6982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=soc.cpu.timer[0] I2=soc.cpu.timer[1] I3=$false O=$abc$61454$n5571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5021 I2=soc.cpu.cpuregs_rs1[2] I3=$abc$61454$n5569 O=$abc$61454$n6985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5022 I2=soc.cpu.cpuregs_rs1[3] I3=$abc$61454$n5569 O=$abc$61454$n6988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5024 I2=soc.cpu.cpuregs_rs1[4] I3=$abc$61454$n5569 O=$abc$61454$n6991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5025 I2=soc.cpu.cpuregs_rs1[5] I3=$abc$61454$n5569 O=$abc$61454$n6994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5027 I2=soc.cpu.cpuregs_rs1[6] I3=$abc$61454$n5569 O=$abc$61454$n6997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5028 I2=soc.cpu.cpuregs_rs1[7] I3=$abc$61454$n5569 O=$abc$61454$n7000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5030 I2=soc.cpu.cpuregs_rs1[8] I3=$abc$61454$n5569 O=$abc$61454$n7003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5031 I2=soc.cpu.cpuregs_rs1[9] I3=$abc$61454$n5569 O=$abc$61454$n7006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5033 I2=soc.cpu.cpuregs_rs1[10] I3=$abc$61454$n5569 O=$abc$61454$n7009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5034 I2=soc.cpu.cpuregs_rs1[11] I3=$abc$61454$n5569 O=$abc$61454$n7012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5036 I2=soc.cpu.cpuregs_rs1[12] I3=$abc$61454$n5569 O=$abc$61454$n7015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5037 I2=soc.cpu.cpuregs_rs1[13] I3=$abc$61454$n5569 O=$abc$61454$n7018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5039 I2=soc.cpu.cpuregs_rs1[14] I3=$abc$61454$n5569 O=$abc$61454$n7021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5040 I2=soc.cpu.cpuregs_rs1[15] I3=$abc$61454$n5569 O=$abc$61454$n7024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5042 I2=soc.cpu.cpuregs_rs1[16] I3=$abc$61454$n5569 O=$abc$61454$n7027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5043 I2=soc.cpu.cpuregs_rs1[17] I3=$abc$61454$n5569 O=$abc$61454$n7030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5045 I2=soc.cpu.cpuregs_rs1[18] I3=$abc$61454$n5569 O=$abc$61454$n7033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5046 I2=soc.cpu.cpuregs_rs1[19] I3=$abc$61454$n5569 O=$abc$61454$n7036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5048 I2=soc.cpu.cpuregs_rs1[20] I3=$abc$61454$n5569 O=$abc$61454$n7039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5049 I2=soc.cpu.cpuregs_rs1[21] I3=$abc$61454$n5569 O=$abc$61454$n7042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5051 I2=soc.cpu.cpuregs_rs1[22] I3=$abc$61454$n5569 O=$abc$61454$n7045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5052 I2=soc.cpu.cpuregs_rs1[23] I3=$abc$61454$n5569 O=$abc$61454$n7048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5054 I2=soc.cpu.cpuregs_rs1[24] I3=$abc$61454$n5569 O=$abc$61454$n7051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5055 I2=soc.cpu.cpuregs_rs1[25] I3=$abc$61454$n5569 O=$abc$61454$n7054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5057 I2=soc.cpu.cpuregs_rs1[26] I3=$abc$61454$n5569 O=$abc$61454$n7057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5058 I2=soc.cpu.cpuregs_rs1[27] I3=$abc$61454$n5569 O=$abc$61454$n7060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5060 I2=soc.cpu.cpuregs_rs1[28] I3=$abc$61454$n5569 O=$abc$61454$n7063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5061 I2=soc.cpu.cpuregs_rs1[29] I3=$abc$61454$n5569 O=$abc$61454$n7066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5063 I2=soc.cpu.cpuregs_rs1[30] I3=$abc$61454$n5569 O=$abc$61454$n7069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n5558 I1=$abc$61454$n5064 I2=soc.cpu.cpuregs_rs1[31] I3=$abc$61454$n5569 O=$abc$61454$n7072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_state[0] I3=$abc$61454$n5381 O=$abc$61454$n5604_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$61454$n5606 I1=$abc$61454$n4699 I2=soc.cpu.cpu_state[1] I3=$false O=$abc$61454$n5605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.do_waitirq I2=soc.cpu.instr_jal I3=soc.cpu.decoder_trigger O=$abc$61454$n5606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$61454$n5613 I1=$abc$61454$n4573 I2=$abc$61454$n7119 I3=$false O=$abc$61454$n7113
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61454$n5612 I2=$abc$61454$n4021 I3=$false O=$abc$61454$n7119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state[0] I2=soc.cpu.cpu_state[3] I3=$false O=$abc$61454$n5612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state[0] I2=soc.cpu.cpu_state[2] I3=$abc$61454$n4700 O=$abc$61454$n5613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4072 I1=$abc$61454$n5382 I2=$false I3=$false O=$abc$61454$n7121
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$61454$n5616 I2=$abc$61454$n5627 I3=$false O=$abc$61454$n7144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n5617 I1=$abc$61454$n5620 I2=$abc$61454$n5625 I3=$abc$61454$n5626 O=$abc$61454$n5616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer[1] I2=$abc$61454$n5618 I3=$false O=$abc$61454$n5617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$61454$n5061 I1=$abc$61454$n5063 I2=$abc$61454$n5064 I3=$abc$61454$n5619 O=$abc$61454$n5618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n5055 I1=$abc$61454$n5057 I2=$abc$61454$n5058 I3=$abc$61454$n5060 O=$abc$61454$n5619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5621 I1=$abc$61454$n5622 I2=$abc$61454$n5623 I3=$abc$61454$n5624 O=$abc$61454$n5620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n5037 I1=$abc$61454$n5039 I2=$abc$61454$n5040 I3=$abc$61454$n5042 O=$abc$61454$n5621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5031 I1=$abc$61454$n5033 I2=$abc$61454$n5034 I3=$abc$61454$n5036 O=$abc$61454$n5622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5049 I1=$abc$61454$n5051 I2=$abc$61454$n5052 I3=$abc$61454$n5054 O=$abc$61454$n5623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5043 I1=$abc$61454$n5045 I2=$abc$61454$n5046 I3=$abc$61454$n5048 O=$abc$61454$n5624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5025 I1=$abc$61454$n5027 I2=$abc$61454$n5028 I3=$abc$61454$n5030 O=$abc$61454$n5625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$61454$n5018 I1=$abc$61454$n5021 I2=$abc$61454$n5022 I3=$abc$61454$n5024 O=$abc$61454$n5626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=$false O=$abc$61454$n5627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=resetn I1=$abc$61454$n5629 I2=$abc$61454$n4471 I3=$false O=$abc$61454$n7156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[2] O=$abc$61454$n5629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.irq_state[0] I2=$false I3=$false O=$abc$61454$n7350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[2] I1=soc.cpu.reg_out[2] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=soc.cpu.reg_out[3] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=soc.cpu.reg_out[4] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=soc.cpu.reg_out[5] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[6] I1=soc.cpu.reg_out[6] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=soc.cpu.reg_out[7] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[8] I1=soc.cpu.reg_out[8] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[9] I1=soc.cpu.reg_out[9] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[10] I1=soc.cpu.reg_out[10] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[11] I1=soc.cpu.reg_out[11] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=soc.cpu.reg_out[12] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[13] I1=soc.cpu.reg_out[13] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[14] I1=soc.cpu.reg_out[14] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[15] I1=soc.cpu.reg_out[15] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=soc.cpu.reg_out[16] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[17] I1=soc.cpu.reg_out[17] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=soc.cpu.reg_out[18] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[19] I1=soc.cpu.reg_out[19] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[20] I1=soc.cpu.reg_out[20] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[21] I1=soc.cpu.reg_out[21] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[22] I1=soc.cpu.reg_out[22] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[23] I1=soc.cpu.reg_out[23] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[24] I1=soc.cpu.reg_out[24] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[25] I1=soc.cpu.reg_out[25] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[26] I1=soc.cpu.reg_out[26] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=soc.cpu.reg_out[27] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[28] I1=soc.cpu.reg_out[28] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[29] I1=soc.cpu.reg_out[29] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[30] I1=soc.cpu.reg_out[30] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[31] I1=soc.cpu.reg_out[31] I2=$abc$61454$n3955 I3=$false O=soc.cpu.next_pc[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$abc$61454$n7696 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$abc$61454$n7698 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$abc$61454$n7700 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$abc$61454$n7702 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$abc$61454$n7704 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$abc$61454$n7706 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$abc$61454$n7708 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$61454$n7710 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$abc$61454$n7712 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$abc$61454$n7714 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$abc$61454$n7716 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$61454$n7718 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$abc$61454$n7720 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$abc$61454$n7722 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$abc$61454$n7724 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$abc$61454$n7726 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$abc$61454$n7728 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$abc$61454$n7730 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$abc$61454$n7732 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$abc$61454$n7734 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$abc$61454$n7736 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$abc$61454$n7738 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$abc$61454$n7740 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$abc$61454$n7742 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$abc$61454$n7744 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$abc$61454$n7746 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$abc$61454$n7748 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$abc$61454$n7750 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$61454$n7752 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$abc$61454$n7754 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$61454$n4681 I1=$abc$61454$n4850 I2=$abc$61454$n5692 I3=$false O=$abc$61454$n7878
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5110 I1=$abc$61454$n3902 I2=soc.simpleuart.recv_buf_valid I3=$false O=$abc$61454$n5692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4899_1 I1=soc.simpleuart.send_pattern[1] I2=$abc$61454$n7927 I3=$false O=$abc$61454$n7881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[2] I1=soc.cpu.mem_wdata[0] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[3] I1=soc.cpu.mem_wdata[1] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[4] I1=soc.cpu.mem_wdata[2] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[5] I1=soc.cpu.mem_wdata[3] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[6] I1=soc.cpu.mem_wdata[4] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[7] I1=soc.cpu.mem_wdata[5] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[8] I1=soc.cpu.mem_wdata[6] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[9] I1=soc.cpu.mem_wdata[7] I2=$abc$61454$n4899_1 I3=$abc$61454$n7927 O=$abc$61454$n7897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$61454$n4899_1 I1=$abc$61454$n7923 I2=$abc$61454$n7927 I3=$false O=$abc$61454$n7916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n4899_1 I1=$abc$61454$n7925 I2=$abc$61454$n7927 I3=$false O=$abc$61454$n7920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n7926 I1=$abc$61454$n4898_1 I2=$false I3=$false O=$abc$61454$n7922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8024 I2=$false I3=$false O=$abc$61454$n7929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[1] I1=$abc$61454$n4860 I2=$false I3=$false O=$abc$61454$n7931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8026 I2=$false I3=$false O=$abc$61454$n7933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8027 I2=$false I3=$false O=$abc$61454$n7935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8028 I2=$false I3=$false O=$abc$61454$n7937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8029 I2=$false I3=$false O=$abc$61454$n7939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8030 I2=$false I3=$false O=$abc$61454$n7941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8031 I2=$false I3=$false O=$abc$61454$n7943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8032 I2=$false I3=$false O=$abc$61454$n7945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8033 I2=$false I3=$false O=$abc$61454$n7947
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8034 I2=$false I3=$false O=$abc$61454$n7949
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8035 I2=$false I3=$false O=$abc$61454$n7951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8036 I2=$false I3=$false O=$abc$61454$n7953
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8037 I2=$false I3=$false O=$abc$61454$n7955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8038 I2=$false I3=$false O=$abc$61454$n7957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8039 I2=$false I3=$false O=$abc$61454$n7959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8040 I2=$false I3=$false O=$abc$61454$n7961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8041 I2=$false I3=$false O=$abc$61454$n7963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8042 I2=$false I3=$false O=$abc$61454$n7965
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8043 I2=$false I3=$false O=$abc$61454$n7967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8044 I2=$false I3=$false O=$abc$61454$n7969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8045 I2=$false I3=$false O=$abc$61454$n7971
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8046 I2=$false I3=$false O=$abc$61454$n7973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8047 I2=$false I3=$false O=$abc$61454$n7975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8048 I2=$false I3=$false O=$abc$61454$n7977
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8049 I2=$false I3=$false O=$abc$61454$n7979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8050 I2=$false I3=$false O=$abc$61454$n7981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8051 I2=$false I3=$false O=$abc$61454$n7983
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8052 I2=$false I3=$false O=$abc$61454$n7985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8053 I2=$false I3=$false O=$abc$61454$n7987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8054 I2=$false I3=$false O=$abc$61454$n7989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4860 I1=$abc$61454$n8055 I2=$false I3=$false O=$abc$61454$n7991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.din_qspi I1=soc.spimemio.config_qspi I2=$abc$61454$n4304 I3=$abc$61454$n4607_1 O=$abc$61454$n8133
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.spimemio.din_ddr I1=soc.spimemio.config_ddr I2=$abc$61454$n4304 I3=$abc$61454$n4607_1 O=$abc$61454$n8137
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.spimemio.state[10] I1=soc.spimemio.state[7] I2=$abc$61454$n4239 I3=soc.spimemio.jump O=$abc$61454$n8146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$61454$n8148 I1=soc.cpu.mem_addr[0] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.spimemio.rd_addr[2] I1=soc.cpu.mem_addr[2] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=soc.spimemio.rd_addr[2] I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_inc O=$abc$61454$n8154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110010101010
.gate SB_LUT4 I0=$abc$61454$n8155 I1=soc.cpu.mem_addr[4] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8157 I1=soc.cpu.mem_addr[5] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8158
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8159 I1=soc.cpu.mem_addr[6] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8161 I1=soc.cpu.mem_addr[7] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8162
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8163 I1=soc.cpu.mem_addr[8] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8165 I1=soc.cpu.mem_addr[9] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8167 I1=soc.cpu.mem_addr[10] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8168
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8169 I1=soc.cpu.mem_addr[11] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8171 I1=soc.cpu.mem_addr[12] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8173 I1=soc.cpu.mem_addr[13] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8175 I1=soc.cpu.mem_addr[14] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8176
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8177 I1=soc.cpu.mem_addr[15] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8178
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8179 I1=soc.cpu.mem_addr[16] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8181 I1=soc.cpu.mem_addr[17] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8183 I1=soc.cpu.mem_addr[18] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8185 I1=soc.cpu.mem_addr[19] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8187 I1=soc.cpu.mem_addr[20] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8189 I1=soc.cpu.mem_addr[21] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8191 I1=soc.cpu.mem_addr[22] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n8193 I1=soc.cpu.mem_addr[23] I2=soc.spimemio.rd_inc I3=$false O=$abc$61454$n8194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.spimemio.config_do[3] I1=$abc$61454$n5764_1 I2=soc.spimemio.config_en I3=$false O=flash_io3_do
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n9157 I2=soc.spimemio.xfer_io3_90 I3=soc.spimemio.config_ddr O=$abc$61454$n5764_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[7] I2=$false I3=$false O=$abc$61454$n9157
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.config_do[2] I1=$abc$61454$n5767_1 I2=soc.spimemio.config_en I3=$false O=flash_io2_do
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n9156 I2=soc.spimemio.xfer_io2_90 I3=soc.spimemio.config_ddr O=$abc$61454$n5767_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.obuffer[6] I2=$false I3=$false O=$abc$61454$n9156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.config_do[1] I1=$abc$61454$n5770 I2=soc.spimemio.config_en I3=$false O=flash_io1_do
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n9154 I2=soc.spimemio.xfer_io1_90 I3=soc.spimemio.config_ddr O=$abc$61454$n5770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_dspi I1=soc.spimemio.xfer.obuffer[7] I2=soc.spimemio.xfer.obuffer[5] I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n9154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=soc.spimemio.config_do[0] I1=$abc$61454$n5773 I2=soc.spimemio.config_en I3=$false O=flash_io0_do
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n9152 I2=soc.spimemio.xfer_io0_90 I3=soc.spimemio.config_ddr O=$abc$61454$n5773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$61454$n4257 I1=soc.spimemio.xfer.obuffer[7] I2=$abc$61454$n5775_1 I3=$false O=$abc$61454$n9152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_dspi I1=soc.spimemio.xfer.obuffer[6] I2=soc.spimemio.xfer.obuffer[4] I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n5775_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$61454$n8231 I1=$abc$61454$n5777 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$abc$61454$n8679 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_rem I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.reg_op1[31] I3=$false O=$abc$61454$n5778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n8234 I1=$abc$61454$n5780 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n5778 I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op1[1] I3=$false O=$abc$61454$n5780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=$abc$61454$n8237 I1=$abc$61454$n5782_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$abc$61454$n8681 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5782_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8240 I1=$abc$61454$n5784 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8242
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$abc$61454$n8682 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8243 I1=$abc$61454$n5786_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8245
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$abc$61454$n8683 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5786_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8246 I1=$abc$61454$n5788_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8248
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$abc$61454$n8684 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5788_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8249 I1=$abc$61454$n5790 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$abc$61454$n8685 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5790
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8252 I1=$abc$61454$n5792_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8254
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$abc$61454$n8686 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5792_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8255 I1=$abc$61454$n5794 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$abc$61454$n8687 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8258 I1=$abc$61454$n5796 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$61454$n8688 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5796
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8261 I1=$abc$61454$n5798_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$abc$61454$n8689 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5798_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8264 I1=$abc$61454$n5800_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$abc$61454$n8690 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5800_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8267 I1=$abc$61454$n5802 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$abc$61454$n8691 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5802
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8270 I1=$abc$61454$n5804 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8272
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$61454$n8692 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8273 I1=$abc$61454$n5806 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$abc$61454$n8693 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8276 I1=$abc$61454$n5808 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$abc$61454$n8694 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5808
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8279 I1=$abc$61454$n5810 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$abc$61454$n8695 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8282 I1=$abc$61454$n5812_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$abc$61454$n8696 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5812_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8285 I1=$abc$61454$n5814 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$abc$61454$n8697 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5814
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8288 I1=$abc$61454$n5816_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$abc$61454$n8698 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5816_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8291 I1=$abc$61454$n5818 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8293
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$abc$61454$n8699 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8294 I1=$abc$61454$n5820_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8296
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$abc$61454$n8700 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5820_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8297 I1=$abc$61454$n5822_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$abc$61454$n8701 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5822_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8300 I1=$abc$61454$n5824_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$abc$61454$n8702 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5824_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8303 I1=$abc$61454$n5826_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$abc$61454$n8703 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5826_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8306 I1=$abc$61454$n5828 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8308
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$abc$61454$n8704 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8309 I1=$abc$61454$n5830_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$abc$61454$n8705 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5830_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8312 I1=$abc$61454$n5832_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$abc$61454$n8706 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5832_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8315 I1=$abc$61454$n5834 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8317
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$abc$61454$n8707 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8318 I1=$abc$61454$n5836_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8320
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$abc$61454$n8708 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5836_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8321 I1=$abc$61454$n5838_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$61454$n8709 I2=$abc$61454$n5778 I3=$false O=$abc$61454$n5838_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n8324 I1=$abc$61454$n5840 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_rem I1=soc.cpu.pcpi_div.instr_div I2=$abc$61454$n8710 I3=soc.cpu.reg_op1[31] O=$abc$61454$n5840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[32] I1=$abc$61454$n5842_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=$abc$61454$n8646 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5842_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_rem I1=soc.cpu.pcpi_div.instr_div I2=soc.cpu.reg_op2[31] I3=$false O=$abc$61454$n5843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[33] I1=$abc$61454$n5845_1 I2=soc.cpu.reg_op2[1] I3=soc.cpu.pcpi_div.start O=$abc$61454$n8332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110010101010
.gate SB_LUT4 I0=$abc$61454$n5843 I1=soc.cpu.reg_op2[0] I2=$false I3=$false O=$abc$61454$n5845_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[34] I1=$abc$61454$n5847_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8335
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61454$n8648 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5847_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[35] I1=$abc$61454$n5849 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n8649 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[36] I1=$abc$61454$n5851_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n8650 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5851_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[37] I1=$abc$61454$n5853_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=$abc$61454$n8651 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5853_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[38] I1=$abc$61454$n5855 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=$abc$61454$n8652 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[39] I1=$abc$61454$n5857_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[7] I1=$abc$61454$n8653 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5857_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[40] I1=$abc$61454$n5859_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=$abc$61454$n8654 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5859_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[41] I1=$abc$61454$n5861 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=$abc$61454$n8655 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[42] I1=$abc$61454$n5863_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=$abc$61454$n8656 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5863_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[43] I1=$abc$61454$n5865_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=$abc$61454$n8657 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5865_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[44] I1=$abc$61454$n5867_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=$abc$61454$n8658 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5867_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[45] I1=$abc$61454$n5869_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=$abc$61454$n8659 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5869_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[46] I1=$abc$61454$n5871_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=$abc$61454$n8660 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5871_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[47] I1=$abc$61454$n5873_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=$abc$61454$n8661 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5873_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[48] I1=$abc$61454$n5875 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8377
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=$abc$61454$n8662 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[49] I1=$abc$61454$n5877_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=$abc$61454$n8663 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5877_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[50] I1=$abc$61454$n5879_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=$abc$61454$n8664 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5879_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[51] I1=$abc$61454$n5881 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8386
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=$abc$61454$n8665 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[52] I1=$abc$61454$n5883_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=$abc$61454$n8666 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5883_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[53] I1=$abc$61454$n5885_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8392
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=$abc$61454$n8667 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5885_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[54] I1=$abc$61454$n5887 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=$abc$61454$n8668 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[55] I1=$abc$61454$n5889_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8398
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=$abc$61454$n8669 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5889_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[56] I1=$abc$61454$n5891_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8401
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=$abc$61454$n8670 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5891_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[57] I1=$abc$61454$n5893 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=$abc$61454$n8671 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[58] I1=$abc$61454$n5895_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8407
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=$abc$61454$n8672 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5895_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[59] I1=$abc$61454$n5897_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8410
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=$abc$61454$n8673 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5897_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[60] I1=$abc$61454$n5899 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8413
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=$abc$61454$n8674 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5899
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[61] I1=$abc$61454$n5901_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=$abc$61454$n8675 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5901_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=$abc$61454$n5903_1 I2=soc.cpu.pcpi_div.start I3=$false O=$abc$61454$n8419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=$abc$61454$n8676 I2=$abc$61454$n5843 I3=$false O=$abc$61454$n5903_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.pcpi_div.instr_div I1=soc.cpu.pcpi_div.instr_rem I2=$abc$61454$n8677 I3=soc.cpu.reg_op2[31] O=$abc$61454$n8678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[1] I1=soc.cpu.reg_op1[0] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[3] I1=soc.cpu.reg_op1[2] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[4] I1=soc.cpu.reg_op1[3] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[5] I1=soc.cpu.reg_op1[4] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[6] I1=soc.cpu.reg_op1[5] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[7] I1=soc.cpu.reg_op1[6] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[8] I1=soc.cpu.reg_op1[7] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[9] I1=soc.cpu.reg_op1[8] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[10] I1=soc.cpu.reg_op1[9] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[11] I1=soc.cpu.reg_op1[10] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[12] I1=soc.cpu.reg_op1[11] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[13] I1=soc.cpu.reg_op1[12] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[14] I1=soc.cpu.reg_op1[13] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[15] I1=soc.cpu.reg_op1[14] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[16] I1=soc.cpu.reg_op1[15] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[17] I1=soc.cpu.reg_op1[16] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[18] I1=soc.cpu.reg_op1[17] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8748
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[19] I1=soc.cpu.reg_op1[18] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[20] I1=soc.cpu.reg_op1[19] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[21] I1=soc.cpu.reg_op1[20] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[22] I1=soc.cpu.reg_op1[21] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[23] I1=soc.cpu.reg_op1[22] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[24] I1=soc.cpu.reg_op1[23] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8760
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[25] I1=soc.cpu.reg_op1[24] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[26] I1=soc.cpu.reg_op1[25] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[27] I1=soc.cpu.reg_op1[26] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[28] I1=soc.cpu.reg_op1[27] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[29] I1=soc.cpu.reg_op1[28] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[30] I1=soc.cpu.reg_op1[29] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[31] I1=soc.cpu.reg_op1[30] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[32] I1=soc.cpu.reg_op1[31] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.instr_mulhsu I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.reg_op1[31] I3=$false O=$abc$61454$n8778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[33] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[34] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[35] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[36] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[37] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[38] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[39] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[40] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[41] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[42] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[43] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[44] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8801
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[45] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[46] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8805
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[47] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[48] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[49] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[50] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[51] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8815
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[52] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[53] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[54] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[55] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[56] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[57] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[58] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[59] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[60] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[61] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[62] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[63] I1=$abc$61454$n8778 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.reg_op2[1] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.reg_op2[2] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.reg_op2[3] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.reg_op2[4] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.reg_op2[5] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.reg_op2[6] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.reg_op2[7] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.reg_op2[8] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.reg_op2[9] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.reg_op2[10] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.reg_op2[11] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.reg_op2[12] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.reg_op2[13] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.reg_op2[14] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.reg_op2[15] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.reg_op2[16] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.reg_op2[17] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8873
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.reg_op2[18] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.reg_op2[19] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.reg_op2[20] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.reg_op2[21] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.reg_op2[22] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.reg_op2[23] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.reg_op2[24] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.reg_op2[25] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.reg_op2[26] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.reg_op2[27] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.reg_op2[28] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.reg_op2[29] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.reg_op2[30] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8899
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.reg_op2[31] I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[31] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[32] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[33] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[34] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[35] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[36] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8914
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[37] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[38] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[39] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[40] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[41] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[42] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[43] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[44] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[45] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[46] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[47] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[48] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[49] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[50] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8942
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[51] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8944
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[52] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[53] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[54] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8950
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[55] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8952
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[56] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[57] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8956
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[58] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8958
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[59] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8960
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[60] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8962
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[61] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8964
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=soc.cpu.pcpi_mul.instr_mulh I2=soc.cpu.pcpi_mul.rs2[62] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$61454$n8967 I1=$abc$61454$n4484 I2=soc.cpu.pcpi_mul.mul_waiting I3=$false O=$abc$61454$n8968
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_wait_q I1=soc.cpu.pcpi_mul.pcpi_wait I2=soc.cpu.pcpi_mul.mul_counter[6] I3=soc.cpu.pcpi_mul.mul_waiting O=$abc$61454$n8970
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$false I3=$false O=$abc$61454$n8971
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[32] I1=soc.cpu.pcpi_mul.rd[0] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[33] I1=soc.cpu.pcpi_mul.rd[1] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[34] I1=soc.cpu.pcpi_mul.rd[2] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[35] I1=soc.cpu.pcpi_mul.rd[3] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[36] I1=soc.cpu.pcpi_mul.rd[4] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[37] I1=soc.cpu.pcpi_mul.rd[5] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[38] I1=soc.cpu.pcpi_mul.rd[6] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[39] I1=soc.cpu.pcpi_mul.rd[7] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n8997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[40] I1=soc.cpu.pcpi_mul.rd[8] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[41] I1=soc.cpu.pcpi_mul.rd[9] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[42] I1=soc.cpu.pcpi_mul.rd[10] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[43] I1=soc.cpu.pcpi_mul.rd[11] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[44] I1=soc.cpu.pcpi_mul.rd[12] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[45] I1=soc.cpu.pcpi_mul.rd[13] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[46] I1=soc.cpu.pcpi_mul.rd[14] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[47] I1=soc.cpu.pcpi_mul.rd[15] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[48] I1=soc.cpu.pcpi_mul.rd[16] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[49] I1=soc.cpu.pcpi_mul.rd[17] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[50] I1=soc.cpu.pcpi_mul.rd[18] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[51] I1=soc.cpu.pcpi_mul.rd[19] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[52] I1=soc.cpu.pcpi_mul.rd[20] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[53] I1=soc.cpu.pcpi_mul.rd[21] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[54] I1=soc.cpu.pcpi_mul.rd[22] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[55] I1=soc.cpu.pcpi_mul.rd[23] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[56] I1=soc.cpu.pcpi_mul.rd[24] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[57] I1=soc.cpu.pcpi_mul.rd[25] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[58] I1=soc.cpu.pcpi_mul.rd[26] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[59] I1=soc.cpu.pcpi_mul.rd[27] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[60] I1=soc.cpu.pcpi_mul.rd[28] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[61] I1=soc.cpu.pcpi_mul.rd[29] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[62] I1=soc.cpu.pcpi_mul.rd[30] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[63] I1=soc.cpu.pcpi_mul.rd[31] I2=$abc$61454$n4484 I3=$false O=$abc$61454$n9069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6165 I1=$abc$61454$n6164 I2=$abc$61454$n4765 I3=soc.spimemio.xfer.ibuffer[0] O=soc.spimemio.xfer.next_ibuffer[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101100000011
.gate SB_LUT4 I0=$abc$61454$n6165 I1=flash_io0_di I2=$abc$61454$n6166_1 I3=$abc$61454$n4257 O=$abc$61454$n6164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$61454$n4252 I1=soc.spimemio.xfer.flash_clk I2=$false I3=$false O=$abc$61454$n6165
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=flash_io1_di I2=$false I3=$false O=$abc$61454$n6166_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n6165 I1=$abc$61454$n6168 I2=$abc$61454$n4765 I3=soc.spimemio.xfer.ibuffer[1] O=soc.spimemio.xfer.next_ibuffer[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101100000011
.gate SB_LUT4 I0=flash_io1_di I1=$abc$61454$n4252 I2=$abc$61454$n6169_1 I3=$false O=$abc$61454$n6168
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n4247 I1=$abc$61454$n4263 I2=$abc$61454$n6166_1 I3=$abc$61454$n6170 O=$abc$61454$n6169_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4257 I2=soc.spimemio.xfer.ibuffer[0] I3=$false O=$abc$61454$n6170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[0] I1=$abc$61454$n4262 I2=$abc$61454$n6175_1 I3=$abc$61454$n6172_1 O=soc.spimemio.xfer.next_ibuffer[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n6173 I2=soc.spimemio.xfer.ibuffer[2] I3=$false O=$abc$61454$n6172_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6174 I1=soc.spimemio.xfer.flash_clk I2=$false I3=$false O=$abc$61454$n6173
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_qspi I1=soc.spimemio.xfer.xfer_dspi I2=soc.spimemio.xfer.xfer_ddr I3=$false O=$abc$61454$n6174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n6177 I1=flash_io2_di I2=$abc$61454$n6176 I3=$abc$61454$n4765 O=$abc$61454$n6175_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4257 I2=soc.spimemio.xfer.ibuffer[1] I3=$false O=$abc$61454$n6176
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_ddr I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.xfer_qspi I3=$false O=$abc$61454$n6177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n6173 I1=$abc$61454$n4765 I2=soc.spimemio.xfer.ibuffer[3] I3=$abc$61454$n6179 O=soc.spimemio.xfer.next_ibuffer[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n6180 I2=$abc$61454$n4262 I3=soc.spimemio.xfer.ibuffer[1] O=$abc$61454$n6179
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=flash_io3_di I1=$abc$61454$n6177 I2=$abc$61454$n6181 I3=$false O=$abc$61454$n6180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4257 I2=soc.spimemio.xfer.ibuffer[2] I3=$false O=$abc$61454$n6181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[4] I1=$abc$61454$n4765 I2=$abc$61454$n6186 I3=$abc$61454$n6183 O=soc.spimemio.xfer.next_ibuffer[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$61454$n4263 I2=$abc$61454$n4765 I3=$abc$61454$n6184 O=$abc$61454$n6183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[0] I1=$abc$61454$n6185 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n6184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[0] I1=soc.spimemio.xfer.ibuffer[4] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n6185
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=soc.spimemio.xfer.ibuffer[4] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[5] I1=$abc$61454$n4765 I2=$abc$61454$n6188 I3=$false O=soc.spimemio.xfer.next_ibuffer[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$61454$n4263 I2=$abc$61454$n6191 I3=$abc$61454$n6189 O=$abc$61454$n6188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[1] I1=$abc$61454$n4252 I2=$abc$61454$n6190 I3=$abc$61454$n4765 O=$abc$61454$n6189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[1] I1=soc.spimemio.xfer.ibuffer[5] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[4] I1=soc.spimemio.xfer.ibuffer[5] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[6] I1=$abc$61454$n4765 I2=$abc$61454$n6196 I3=$abc$61454$n6193 O=soc.spimemio.xfer.next_ibuffer[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[4] I1=$abc$61454$n4263 I2=$abc$61454$n4765 I3=$abc$61454$n6194 O=$abc$61454$n6193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=$abc$61454$n6195_1 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n6194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[2] I1=soc.spimemio.xfer.ibuffer[6] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n6195_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[5] I1=soc.spimemio.xfer.ibuffer[6] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[7] I1=$abc$61454$n4765 I2=$abc$61454$n6201_1 I3=$abc$61454$n6198_1 O=soc.spimemio.xfer.next_ibuffer[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[5] I1=$abc$61454$n4263 I2=$abc$61454$n4765 I3=$abc$61454$n6199 O=$abc$61454$n6198_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=$abc$61454$n6200 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n6199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[3] I1=soc.spimemio.xfer.ibuffer[7] I2=soc.spimemio.xfer.flash_clk I3=$false O=$abc$61454$n6200
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.spimemio.xfer.ibuffer[6] I1=soc.spimemio.xfer.ibuffer[7] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6201_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4295 I1=soc.spimemio.xfer.flash_clk I2=soc.spimemio.xfer.flash_csb I3=$false O=$abc$61454$n9263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$61454$n6204_1 I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.din_data[0] I3=$abc$61454$n4295 O=$abc$61454$n9264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n4252 I2=$abc$61454$n4765 I3=$false O=$abc$61454$n6204_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n6206 I1=$abc$61454$n6207 I2=soc.spimemio.din_data[1] I3=$abc$61454$n4295 O=$abc$61454$n9265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$61454$n6204_1 I1=soc.spimemio.xfer.obuffer[1] I2=$false I3=$false O=$abc$61454$n6206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4257 I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.obuffer[0] O=$abc$61454$n6207
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n6211 I1=$abc$61454$n6209 I2=soc.spimemio.din_data[2] I3=$abc$61454$n4295 O=$abc$61454$n9266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[0] I1=$abc$61454$n4262 I2=$abc$61454$n6210 I3=$false O=$abc$61454$n6209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n6174 I2=$abc$61454$n4765 I3=soc.spimemio.xfer.obuffer[2] O=$abc$61454$n6210
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4257 I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.obuffer[1] O=$abc$61454$n6211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n6215 I1=$abc$61454$n6213 I2=soc.spimemio.din_data[3] I3=$abc$61454$n4295 O=$abc$61454$n9267
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[1] I1=$abc$61454$n4262 I2=$abc$61454$n6214 I3=$false O=$abc$61454$n6213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$abc$61454$n6174 I2=$abc$61454$n4765 I3=soc.spimemio.xfer.obuffer[3] O=$abc$61454$n6214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$61454$n4765 I1=$abc$61454$n4257 I2=soc.spimemio.xfer.flash_clk I3=soc.spimemio.xfer.obuffer[2] O=$abc$61454$n6215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$61454$n6217 I1=soc.spimemio.din_data[4] I2=$abc$61454$n4295 I3=$false O=$abc$61454$n9268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6220 I1=$abc$61454$n6218 I2=soc.spimemio.xfer.obuffer[4] I3=$abc$61454$n4765 O=$abc$61454$n6217
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[0] I1=$abc$61454$n4252 I2=$abc$61454$n6219 I3=$false O=$abc$61454$n6218
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[4] I1=soc.spimemio.xfer.obuffer[0] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$61454$n4263 I2=$abc$61454$n6221 I3=$false O=$abc$61454$n6220
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[4] I1=soc.spimemio.xfer.obuffer[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6223 I1=soc.spimemio.din_data[5] I2=$abc$61454$n4301 I3=$false O=$abc$61454$n9269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[5] I1=$abc$61454$n4765 I2=$abc$61454$n6224 I3=$false O=$abc$61454$n6223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$61454$n4263 I2=$abc$61454$n6227 I3=$abc$61454$n6225 O=$abc$61454$n6224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[1] I1=$abc$61454$n4252 I2=$abc$61454$n6226 I3=$abc$61454$n4765 O=$abc$61454$n6225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[5] I1=soc.spimemio.xfer.obuffer[1] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[5] I1=soc.spimemio.xfer.obuffer[4] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6229_1 I1=soc.spimemio.din_data[6] I2=$abc$61454$n4301 I3=$false O=$abc$61454$n9270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6232 I1=$abc$61454$n6230 I2=soc.spimemio.xfer.obuffer[6] I3=$abc$61454$n4765 O=$abc$61454$n6229_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[2] I1=$abc$61454$n4252 I2=$abc$61454$n6231 I3=$false O=$abc$61454$n6230
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[6] I1=soc.spimemio.xfer.obuffer[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[4] I1=$abc$61454$n4263 I2=$abc$61454$n6233 I3=$false O=$abc$61454$n6232
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[6] I1=soc.spimemio.xfer.obuffer[5] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6235 I1=soc.spimemio.din_data[7] I2=$abc$61454$n4295 I3=$false O=$abc$61454$n9271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[7] I1=$abc$61454$n6236 I2=$abc$61454$n4765 I3=$false O=$abc$61454$n6235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$61454$n6238 I1=$abc$61454$n6239 I2=$abc$61454$n6237 I3=$false O=$abc$61454$n6236
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[3] I1=$abc$61454$n4252 I2=$abc$61454$n4263 I3=soc.spimemio.xfer.obuffer[5] O=$abc$61454$n6237
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[7] I1=soc.spimemio.xfer.obuffer[6] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.spimemio.xfer.obuffer[7] I1=soc.spimemio.xfer.obuffer[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5343 I1=$abc$61454$n4248 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n6244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=$abc$61454$n6252 I1=$abc$61454$n6249 I2=soc.spimemio.xfer.count[2] I3=$abc$61454$n4765 O=$abc$61454$n9274
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$61454$n4252 I1=$abc$61454$n4250 I2=$abc$61454$n6251 I3=$abc$61454$n6250_1 O=$abc$61454$n6249
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$61454$n9261 I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4263 O=$abc$61454$n6250_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$61454$n10499 I1=soc.spimemio.xfer.count[2] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4247 O=$abc$61454$n6251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=$abc$61454$n4255 I1=$abc$61454$n4257 I2=$false I3=$false O=$abc$61454$n6252
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.spimemio.xfer.count[3] I1=$abc$61454$n6254 I2=$abc$61454$n4295 I3=$abc$61454$n4765 O=$abc$61454$n9275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=$abc$61454$n6255 I1=$abc$61454$n6256_1 I2=$abc$61454$n6257 I3=$false O=$abc$61454$n6254
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n9262 I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4263 O=$abc$61454$n6255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$61454$n9239 I1=soc.spimemio.xfer.count[3] I2=soc.spimemio.xfer.flash_clk I3=$abc$61454$n4257 O=$abc$61454$n6256_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$61454$n5346 I1=$abc$61454$n4246 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_qspi O=$abc$61454$n6257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011111111
.gate SB_LUT4 I0=soc.spimemio.din_data[0] I1=soc.spimemio.din_rd I2=$abc$61454$n9276 I3=$abc$61454$n4295 O=$abc$61454$n9278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.spimemio.din_data[1] I1=soc.spimemio.din_rd I2=$abc$61454$n9279 I3=$abc$61454$n4295 O=$abc$61454$n9281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.spimemio.din_data[2] I1=soc.spimemio.din_rd I2=$abc$61454$n9282 I3=$abc$61454$n4295 O=$abc$61454$n9284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.spimemio.din_data[3] I1=soc.spimemio.din_rd I2=$abc$61454$n9285 I3=$abc$61454$n4295 O=$abc$61454$n9287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=soc.spimemio.xfer.fetch I1=soc.spimemio.xfer.xfer_ddr I2=$false I3=$false O=$abc$61454$n9289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op2[8] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[9] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[10] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op2[11] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op2[12] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op2[13] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op2[14] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[7] I1=soc.cpu.reg_op2[15] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.mem_wordsize[0] O=soc.cpu.mem_la_wdata[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[16] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_la_wdata[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[17] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_la_wdata[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[18] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[2] O=soc.cpu.mem_la_wdata[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[19] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[3] O=soc.cpu.mem_la_wdata[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[20] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[4] O=soc.cpu.mem_la_wdata[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[21] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[5] O=soc.cpu.mem_la_wdata[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[22] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[6] O=soc.cpu.mem_la_wdata[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[23] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[7] O=soc.cpu.mem_la_wdata[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.mem_wordsize[2] I2=$abc$61454$n6280 I3=$false O=soc.cpu.mem_la_wdata[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op2[24] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n6280
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=soc.cpu.mem_wordsize[0] I2=$abc$61454$n6282 I3=$false O=soc.cpu.mem_la_wdata[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op2[9] I3=soc.cpu.mem_wordsize[2] O=$abc$61454$n6282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=soc.cpu.mem_wordsize[0] I2=$abc$61454$n6284_1 I3=$false O=soc.cpu.mem_la_wdata[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op2[10] I3=soc.cpu.mem_wordsize[2] O=$abc$61454$n6284_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.mem_wordsize[2] I2=$abc$61454$n6286 I3=$false O=soc.cpu.mem_la_wdata[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op2[27] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n6286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.mem_wordsize[2] I2=$abc$61454$n6288 I3=$false O=soc.cpu.mem_la_wdata[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[28] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n6288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.mem_wordsize[2] I2=$abc$61454$n6290 I3=$false O=soc.cpu.mem_la_wdata[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[29] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n6290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=soc.cpu.mem_wordsize[0] I2=$abc$61454$n6292_1 I3=$false O=soc.cpu.mem_la_wdata[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op2[14] I3=soc.cpu.mem_wordsize[2] O=$abc$61454$n6292_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.mem_wordsize[2] I2=$abc$61454$n6294_1 I3=$false O=soc.cpu.mem_la_wdata[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op2[31] I3=soc.cpu.mem_wordsize[0] O=$abc$61454$n6294_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$61454$n4701 I1=soc.cpu.is_compare I2=$abc$61454$n6296_1 I3=$false O=soc.cpu.alu_out[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n8218_1 I1=$abc$61454$n6333_1 I2=$abc$61454$n6336_1 I3=$abc$61454$n6338_1 O=$abc$61454$n6296_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6301_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6304
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$false I3=$false O=$abc$61454$n6305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n6311 I1=$abc$61454$n6308 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6310 I1=$abc$61454$n6309 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6308
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6310
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6313 I1=$abc$61454$n6312 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6322 I1=$abc$61454$n6315 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6319 I1=$abc$61454$n6316 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6315
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6318 I1=$abc$61454$n6317 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6316
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6317
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6321 I1=$abc$61454$n6320 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6320
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6321
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6326 I1=$abc$61454$n6323 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6322
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6325 I1=$abc$61454$n6324 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6325
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6328_1 I1=$abc$61454$n6327 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6327
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6328_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4054 I1=$abc$61454$n6330_1 I2=$abc$61454$n6331_1 I3=$abc$61454$n6332_1 O=$abc$61454$n6329_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_andi I2=$false I3=$false O=$abc$61454$n6330_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_or I1=soc.cpu.instr_ori I2=$false I3=$false O=$abc$61454$n6331_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.is_compare I1=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub I2=soc.cpu.instr_sll I3=soc.cpu.instr_slli O=$abc$61454$n6332_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6335 I2=$abc$61454$n6334_1 I3=$false O=$abc$61454$n6333_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5115_1 I1=$abc$61454$n6305 I2=$false I3=$false O=$abc$61454$n6334_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.instr_slli I1=soc.cpu.instr_sll I2=soc.cpu.reg_op2[4] I3=$false O=$abc$61454$n6335
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=soc.cpu.reg_op1[0] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n6337 O=$abc$61454$n6336_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n7158 I1=$abc$61454$n7159 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4054 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$61454$n6338_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=$abc$61454$n6340_1 I1=$abc$61454$n6372 I2=$abc$61454$n6377 I3=$abc$61454$n6375 O=soc.cpu.alu_out[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$61454$n6357 I1=$abc$61454$n6341 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6340_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6349 I1=$abc$61454$n6342_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6346 I1=$abc$61454$n6343 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6342_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6345 I1=$abc$61454$n6344_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6343
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6344_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6348 I1=$abc$61454$n6347 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6346
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6353 I1=$abc$61454$n6350 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6352 I1=$abc$61454$n6351 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6354 I2=$abc$61454$n6356 I3=soc.cpu.reg_op2[1] O=$abc$61454$n6353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[31] I2=$false I3=$false O=$abc$61454$n6354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_srai I1=soc.cpu.instr_sra I2=soc.cpu.reg_op1[31] I3=$false O=$abc$61454$n6355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6371 I1=$abc$61454$n6365 I2=$abc$61454$n6358 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6357
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$61454$n6362 I1=$abc$61454$n6359 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6361 I1=$abc$61454$n6360 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6361
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6364 I1=$abc$61454$n6363 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6366 I1=$abc$61454$n6369 I2=$false I3=$false O=$abc$61454$n6365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n6368 I1=$abc$61454$n6367 I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$61454$n6366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n6370 O=$abc$61454$n6369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op2[1] I2=$false I3=$false O=$abc$61454$n6370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n5115_1 O=$abc$61454$n6371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6335 I2=$abc$61454$n6373 I3=$false O=$abc$61454$n6372
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6374 I1=$abc$61454$n5115_1 I2=$false I3=$false O=$abc$61454$n6373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=$abc$61454$n6376 O=$abc$61454$n6375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op2[1] O=$abc$61454$n6376
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7161 I1=$abc$61454$n7162 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6377
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n8221 I1=$abc$61454$n6394 I2=$abc$61454$n6399_1 I3=$abc$61454$n6397 O=soc.cpu.alu_out[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$61454$n6384 I1=$abc$61454$n6381 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6383 I1=$abc$61454$n6382 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6320 I1=$abc$61454$n6318 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6324 I1=$abc$61454$n6321 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6386_1 I1=$abc$61454$n6385 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6327 I1=$abc$61454$n6325 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6328_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6386_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$61454$n6390 I1=$abc$61454$n6389 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6388_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6312 I1=$abc$61454$n6310 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6317 I1=$abc$61454$n6313 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6309 I1=$abc$61454$n6302 I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[2] O=$abc$61454$n6392
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$61454$n6395 I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op2[2] I3=$abc$61454$n6335 O=$abc$61454$n6394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n6396_1 I1=$abc$61454$n6305 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6396_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[2] I3=$abc$61454$n6398 O=$abc$61454$n6397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op1[2] O=$abc$61454$n6398
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7164 I1=$abc$61454$n7165 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6399_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6406 I1=$abc$61454$n6403 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6405 I1=$abc$61454$n6404 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6403
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6347 I1=$abc$61454$n6345 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6351 I1=$abc$61454$n6348 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6405
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6408_1 I1=$abc$61454$n6407 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6356 I1=$abc$61454$n6352 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6407
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$61454$n6354 I2=$abc$61454$n6355 I3=$false O=$abc$61454$n6408_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n5115_1 O=$abc$61454$n6412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6368 I1=$abc$61454$n6360 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6413
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6416 I1=$abc$61454$n6415_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6363 I1=$abc$61454$n6361 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6415_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6364 I1=$abc$61454$n6344_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6419_1 I1=soc.cpu.reg_op2[2] I2=$false I3=$false O=$abc$61454$n6418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n6420 I1=$abc$61454$n6374 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6419_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4716 I1=$abc$61454$n4054 I2=$abc$61454$n6423_1 I3=$abc$61454$n6422 O=$abc$61454$n6421_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op1[3] O=$abc$61454$n6422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7167 I1=$abc$61454$n7168 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6423_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6440 I1=$abc$61454$n6437 I2=$abc$61454$n6441 I3=$abc$61454$n6425 O=soc.cpu.alu_out[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6434 I1=$abc$61454$n6430 I2=$abc$61454$n6426 I3=$abc$61454$n6435 O=$abc$61454$n6425
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6427 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6335 I3=$false O=$abc$61454$n6426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$61454$n6305 I2=$abc$61454$n6428 I3=soc.cpu.reg_op2[2] O=$abc$61454$n6427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n6429 I1=$abc$61454$n6396_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6432 I1=$abc$61454$n6433 I2=$abc$61454$n6431 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$61454$n6316 I1=$abc$61454$n6311 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6308 I1=soc.cpu.reg_op2[2] I2=$false I3=$false O=$abc$61454$n6432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n6302 I1=$abc$61454$n6301_1 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n6433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6329_1 I2=$false I3=$false O=$abc$61454$n6434
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op1[4] I3=$abc$61454$n6436 O=$abc$61454$n6435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op1[4] O=$abc$61454$n6436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n6439 I1=$abc$61454$n6438 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6437
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6323 I1=$abc$61454$n6319 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6326 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$61454$n6329_1 I1=soc.cpu.reg_op2[4] I2=$false I3=$false O=$abc$61454$n6440
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7170 I1=$abc$61454$n7171 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6454 I1=$abc$61454$n6434 I2=$abc$61454$n6443 I3=$false O=soc.cpu.alu_out[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n6440 I1=$abc$61454$n6444_1 I2=$abc$61454$n6453 I3=$abc$61454$n6447 O=$abc$61454$n6443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6446 I1=$abc$61454$n6445 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6444_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6350 I1=$abc$61454$n6346 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6353 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6448 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6335 I3=$abc$61454$n6451 O=$abc$61454$n6447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n6374 I1=soc.cpu.reg_op2[1] I2=$abc$61454$n6449 I3=soc.cpu.reg_op2[2] O=$abc$61454$n6448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$61454$n6450 I1=$abc$61454$n6420 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op1[5] I3=$abc$61454$n6452 O=$abc$61454$n6451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[5] I3=soc.cpu.reg_op1[5] O=$abc$61454$n6452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7173 I1=$abc$61454$n7174 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6456 I1=$abc$61454$n6457 I2=$abc$61454$n6455 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$61454$n6362 I1=$abc$61454$n6343 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6359 I1=soc.cpu.reg_op2[2] I2=$false I3=$false O=$abc$61454$n6456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n6368 I1=$abc$61454$n6367 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n6457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$61454$n6459 I1=$abc$61454$n6467 I2=$false I3=$false O=soc.cpu.alu_out[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n6463 I1=$abc$61454$n6460 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6462 I1=$abc$61454$n6461 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6385 I1=$abc$61454$n6383 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6386_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n6465 I1=$abc$61454$n6466 I2=$abc$61454$n6464 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$61454$n6390 I1=$abc$61454$n6382 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6389 I1=soc.cpu.reg_op2[2] I2=$false I3=$false O=$abc$61454$n6465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n6309 I1=$abc$61454$n6302 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n6466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$61454$n6468 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6335 I3=$abc$61454$n6471 O=$abc$61454$n6467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n6469 I1=$abc$61454$n6395 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6470 I1=$abc$61454$n6429 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4725 I1=$abc$61454$n4054 I2=$abc$61454$n6473 I3=$abc$61454$n6472 O=$abc$61454$n6471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[6] I3=soc.cpu.reg_op1[6] O=$abc$61454$n6472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7176 I1=$abc$61454$n7177 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6475 I1=$abc$61454$n6488_1 I2=$abc$61454$n6482_1 I3=$false O=soc.cpu.alu_out[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n6479 I1=$abc$61454$n6476 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6478 I1=$abc$61454$n6355 I2=$abc$61454$n6477 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$61454$n6407 I1=$abc$61454$n6405 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n5115_1 I1=$abc$61454$n6354 I2=$false I3=$false O=$abc$61454$n6478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n6481_1 I1=$abc$61454$n6480 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6413 I1=$abc$61454$n6415_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6416 I1=$abc$61454$n6404 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6481_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6483_1 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6335 I3=$abc$61454$n6486_1 O=$abc$61454$n6482_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n6484_1 I1=$abc$61454$n6419_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6483_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6485_1 I1=$abc$61454$n6450 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6484_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6485_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op1[7] I3=$abc$61454$n6487_1 O=$abc$61454$n6486_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[7] I3=soc.cpu.reg_op1[7] O=$abc$61454$n6487_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7179 I1=$abc$61454$n7180 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6488_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6493_1 I2=$abc$61454$n6490_1 I3=$abc$61454$n6497_1 O=soc.cpu.alu_out[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$61454$n6492_1 I1=$abc$61454$n6491_1 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6490_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6322 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6491_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6315 I1=$abc$61454$n6307 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6492_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6334_1 I1=$abc$61454$n6494_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6493_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$61454$n6495_1 I1=$abc$61454$n6428 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6494_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6496 I1=$abc$61454$n6470 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6495_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4736 I1=$abc$61454$n4054 I2=$abc$61454$n6499_1 I3=$abc$61454$n6498 O=$abc$61454$n6497_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[8] I3=soc.cpu.reg_op1[8] O=$abc$61454$n6498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7182 I1=$abc$61454$n7183 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6499_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6509_1 I1=$abc$61454$n6501 I2=$false I3=$false O=soc.cpu.alu_out[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6502_1 I2=$abc$61454$n6508_1 I3=$abc$61454$n6506_1 O=$abc$61454$n6501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6373 I1=$abc$61454$n6503_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6502_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6504 I1=$abc$61454$n6449 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6503_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6505_1 I1=$abc$61454$n6485_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6505_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4732_1 I1=$abc$61454$n4054 I2=$abc$61454$n6507 I3=$false O=$abc$61454$n6506_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[9] I3=soc.cpu.reg_op1[9] O=$abc$61454$n6507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7185 I1=$abc$61454$n7186 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6508_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6511_1 I1=$abc$61454$n6510 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6509_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6349 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$61454$n6358 I1=$abc$61454$n6342_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6511_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6516 I2=$abc$61454$n6513 I3=$abc$61454$n6520_1 O=soc.cpu.alu_out[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6514_1 I1=$abc$61454$n6515_1 I2=$abc$61454$n6329_1 I3=$false O=$abc$61454$n6513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6384 I2=soc.cpu.reg_op2[3] I3=soc.cpu.reg_op2[4] O=$abc$61454$n6514_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$abc$61454$n6388_1 I1=$abc$61454$n6381 I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[3] O=$abc$61454$n6515_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$61454$n6395 I1=soc.cpu.reg_op2[2] I2=$abc$61454$n6517_1 I3=soc.cpu.reg_op2[3] O=$abc$61454$n6516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$61454$n6518_1 I1=$abc$61454$n6469 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6517_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6519 I1=$abc$61454$n6496 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6518_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4713 I1=$abc$61454$n4054 I2=$abc$61454$n6522 I3=$abc$61454$n6521_1 O=$abc$61454$n6520_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[10] I3=soc.cpu.reg_op1[10] O=$abc$61454$n6521_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7188 I1=$abc$61454$n7189 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6527_1 I2=$abc$61454$n6524_1 I3=$abc$61454$n6531 O=soc.cpu.alu_out[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6526_1 I1=$abc$61454$n6525 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6524_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6406 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6414 I1=$abc$61454$n6403 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6526_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6528 I1=$abc$61454$n6418 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6527_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$61454$n6529_1 I1=$abc$61454$n6484_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6530_1 I1=$abc$61454$n6505_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6529_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6530_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4714 I1=$abc$61454$n4054 I2=$abc$61454$n6533_1 I3=$abc$61454$n6532_1 O=$abc$61454$n6531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[11] I3=soc.cpu.reg_op1[11] O=$abc$61454$n6532_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7191 I1=$abc$61454$n7192 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6533_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6538_1 I2=$abc$61454$n6535_1 I3=$abc$61454$n6542_1 O=soc.cpu.alu_out[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6537 I1=$abc$61454$n6536_1 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6535_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6439 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6536_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6438 I1=$abc$61454$n6431 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6539_1 I1=$abc$61454$n6427 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6538_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6540 I1=$abc$61454$n6495_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6539_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6541_1 I1=$abc$61454$n6519 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6541_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4726_1 I1=$abc$61454$n4054 I2=$abc$61454$n6544_1 I3=$abc$61454$n6543 O=$abc$61454$n6542_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[12] I3=soc.cpu.reg_op1[12] O=$abc$61454$n6543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7194 I1=$abc$61454$n7195 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6544_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6554_1 I1=$abc$61454$n6546 I2=$false I3=$false O=soc.cpu.alu_out[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6547_1 I2=$abc$61454$n6553_1 I3=$abc$61454$n6551_1 O=$abc$61454$n6546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6548_1 I1=$abc$61454$n6448 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6547_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6549 I1=$abc$61454$n6504 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6548_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6550_1 I1=$abc$61454$n6530_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6550_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4054 I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op1[13] I3=$abc$61454$n6552 O=$abc$61454$n6551_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[13] I3=soc.cpu.reg_op1[13] O=$abc$61454$n6552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7197 I1=$abc$61454$n7198 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6553_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6556_1 I1=$abc$61454$n6555 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6554_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6446 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6455 I1=$abc$61454$n6445 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6556_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6560_1 I1=$abc$61454$n6559_1 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n6558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6462 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6559_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6461 I1=$abc$61454$n6464 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6560_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$61454$n6562_1 I1=$abc$61454$n6468 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6563_1 I1=$abc$61454$n6518_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6562_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6564 I1=$abc$61454$n6541_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6563_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op2[14] I2=$abc$61454$n6331_1 I3=$false O=$abc$61454$n6568_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n7200 I1=$abc$61454$n7201 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6569_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6335 I1=$abc$61454$n6576 I2=$abc$61454$n6580_1 I3=$abc$61454$n6571_1 O=soc.cpu.alu_out[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6572_1 I1=$abc$61454$n6573 I2=$abc$61454$n6575_1 I3=$false O=$abc$61454$n6571_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6478 I2=$abc$61454$n6355 I3=$abc$61454$n6440 O=$abc$61454$n6572_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15] I2=$abc$61454$n6331_1 I3=$abc$61454$n6574_1 O=$abc$61454$n6573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$61454$n7203 I1=$abc$61454$n7204 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6574_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n4054 I2=soc.cpu.reg_op2[15] I3=soc.cpu.reg_op1[15] O=$abc$61454$n6575_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$61454$n6577_1 I1=$abc$61454$n6483_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6578_1 I1=$abc$61454$n6529_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6577_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6579 I1=$abc$61454$n6550_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6578_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6481_1 I1=$abc$61454$n6477 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6434 O=$abc$61454$n6580_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6589_1 I1=$abc$61454$n6582 I2=$false I3=$false O=soc.cpu.alu_out[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6314 I2=$abc$61454$n6588 I3=$abc$61454$n6583_1 O=$abc$61454$n6582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6587_1 I2=$abc$61454$n6334_1 I3=$abc$61454$n6584_1 O=$abc$61454$n6583_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4706 I1=$abc$61454$n4054 I2=$abc$61454$n6586_1 I3=$abc$61454$n6585 O=$abc$61454$n6584_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[16] I3=soc.cpu.reg_op1[16] O=$abc$61454$n6585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7206 I1=$abc$61454$n7207 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6586_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_slli I1=soc.cpu.instr_sll I2=soc.cpu.reg_op2[4] I3=$false O=$abc$61454$n6587_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6355 I2=$abc$61454$n6329_1 I3=$false O=$abc$61454$n6588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6590_1 I1=$abc$61454$n6494_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6589_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6591 I1=$abc$61454$n6540 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6590_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6592_1 I1=$abc$61454$n6564 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6592_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6599 I1=$abc$61454$n6594 I2=$false I3=$false O=soc.cpu.alu_out[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6341 I2=$abc$61454$n6588 I3=$abc$61454$n6595 O=$abc$61454$n6594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6587_1 I2=$abc$61454$n6373 I3=$abc$61454$n6596 O=$abc$61454$n6595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4711 I1=$abc$61454$n4054 I2=$abc$61454$n6598 I3=$abc$61454$n6597 O=$abc$61454$n6596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[17] I3=soc.cpu.reg_op1[17] O=$abc$61454$n6597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7209 I1=$abc$61454$n7210 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6600 I1=$abc$61454$n6503_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6601 I1=$abc$61454$n6549 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6602 I1=$abc$61454$n6579 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6380 I2=$abc$61454$n6588 I3=$abc$61454$n6604 O=soc.cpu.alu_out[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6605 I1=$abc$61454$n6609 I2=$abc$61454$n6610 I3=$false O=$abc$61454$n6604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n6606 I1=$abc$61454$n6517_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6607 I1=$abc$61454$n6563_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6608 I1=$abc$61454$n6592_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6395 I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op2[2] I3=$abc$61454$n6587_1 O=$abc$61454$n6609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4730 I1=$abc$61454$n4054 I2=$abc$61454$n6612 I3=$abc$61454$n6611 O=$abc$61454$n6610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[18] I3=soc.cpu.reg_op1[18] O=$abc$61454$n6611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7212 I1=$abc$61454$n7213 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6402 I2=$abc$61454$n6588 I3=$abc$61454$n6614 O=soc.cpu.alu_out[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6615 I1=$abc$61454$n6619 I2=$abc$61454$n6621 I3=$false O=$abc$61454$n6614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6616 I1=$abc$61454$n6528 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6617 I1=$abc$61454$n6578_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6618 I1=$abc$61454$n6602 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6587_1 I2=$abc$61454$n6418 I3=$abc$61454$n6620 O=$abc$61454$n6619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4054 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[19] I3=soc.cpu.reg_op1[19] O=$abc$61454$n6620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op1[19] I3=$abc$61454$n6622 O=$abc$61454$n6621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$61454$n7215 I1=$abc$61454$n7216 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6628 I1=$abc$61454$n6591 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6629 I1=$abc$61454$n6608 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6437 I2=$abc$61454$n6588 I3=$abc$61454$n6631 O=$abc$61454$n6630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4737 I1=$abc$61454$n4054 I2=$abc$61454$n6633 I3=$abc$61454$n6632 O=$abc$61454$n6631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[20] I3=soc.cpu.reg_op1[20] O=$abc$61454$n6632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7218 I1=$abc$61454$n7219 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6635 I1=$abc$61454$n6636 I2=$abc$61454$n6640 I3=$false O=soc.cpu.alu_out[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6444_1 I2=$abc$61454$n6588 I3=$false O=$abc$61454$n6635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n6637 I1=$abc$61454$n6548_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6638 I1=$abc$61454$n6601 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6639 I1=$abc$61454$n6618 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6448 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6587_1 I3=$abc$61454$n6641 O=$abc$61454$n6640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4712 I1=$abc$61454$n4054 I2=$abc$61454$n6643 I3=$abc$61454$n6642 O=$abc$61454$n6641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[21] I3=soc.cpu.reg_op1[21] O=$abc$61454$n6642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7221 I1=$abc$61454$n7222 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6645 I1=$abc$61454$n6646 I2=$abc$61454$n6650 I3=$false O=soc.cpu.alu_out[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6460 I2=$abc$61454$n6588 I3=$false O=$abc$61454$n6645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n6647 I1=$abc$61454$n6562_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6648 I1=$abc$61454$n6607 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6649 I1=$abc$61454$n6629 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6468 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6587_1 I3=$abc$61454$n6651 O=$abc$61454$n6650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4735_1 I1=$abc$61454$n4054 I2=$abc$61454$n6653 I3=$abc$61454$n6652 O=$abc$61454$n6651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[22] I3=soc.cpu.reg_op1[22] O=$abc$61454$n6652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7224 I1=$abc$61454$n7225 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6660_1 I1=$abc$61454$n6655 I2=$false I3=$false O=soc.cpu.alu_out[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6476 I2=$abc$61454$n6588 I3=$abc$61454$n6656 O=$abc$61454$n6655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n6483_1 I1=soc.cpu.reg_op2[3] I2=$abc$61454$n6587_1 I3=$abc$61454$n6657 O=$abc$61454$n6656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4707_1 I1=$abc$61454$n4054 I2=$abc$61454$n6659 I3=$abc$61454$n6658_1 O=$abc$61454$n6657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[23] I3=soc.cpu.reg_op1[23] O=$abc$61454$n6658_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7227 I1=$abc$61454$n7228 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6661_1 I1=$abc$61454$n6577_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6660_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6662_1 I1=$abc$61454$n6617 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6661_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6663_1 I1=$abc$61454$n6639 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6662_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6663_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6493_1 I2=$abc$61454$n6667_1 I3=$abc$61454$n6666_1 O=$abc$61454$n6665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6491_1 I2=$abc$61454$n6588 I3=$false O=$abc$61454$n6666_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n6668_1 I1=$abc$61454$n6590_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6667_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6669_1 I1=$abc$61454$n6628 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6668_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6670_1 I1=$abc$61454$n6649 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6669_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6670_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n7230 I1=$abc$61454$n7231 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6673_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=$abc$61454$n6331_1 I3=$false O=$abc$61454$n6674_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6510 I2=$abc$61454$n6588 I3=$abc$61454$n6676_1 O=soc.cpu.alu_out[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6502_1 I2=$abc$61454$n6677_1 I3=$abc$61454$n6681_1 O=$abc$61454$n6676_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6678_1 I1=$abc$61454$n6600 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6677_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6679_1 I1=$abc$61454$n6638 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6678_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6680_1 I1=$abc$61454$n6663_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6679_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6680_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4719_1 I1=$abc$61454$n4054 I2=$abc$61454$n6683_1 I3=$abc$61454$n6682_1 O=$abc$61454$n6681_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[25] I3=soc.cpu.reg_op1[25] O=$abc$61454$n6682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7233 I1=$abc$61454$n7234 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6683_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6588 I1=$abc$61454$n6690 I2=$abc$61454$n6685_1 I3=$abc$61454$n6691 O=soc.cpu.alu_out[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$61454$n6686_1 I1=$abc$61454$n6335 I2=$abc$61454$n6516 I3=$abc$61454$n6587_1 O=$abc$61454$n6685_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n6687_1 I1=$abc$61454$n6606 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n6686_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6688_1 I1=$abc$61454$n6648 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6687_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6689_1 I1=$abc$61454$n6670_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6688_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6689_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n6355 I1=$abc$61454$n6384 I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[3] O=$abc$61454$n6690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$61454$n4723 I1=$abc$61454$n4054 I2=$abc$61454$n6693 I3=$abc$61454$n6692 O=$abc$61454$n6691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[26] I3=soc.cpu.reg_op1[26] O=$abc$61454$n6692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7236 I1=$abc$61454$n7237 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6525 I2=$abc$61454$n6588 I3=$abc$61454$n6695 O=soc.cpu.alu_out[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6527_1 I2=$abc$61454$n6696 I3=$abc$61454$n6700 O=$abc$61454$n6695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6697 I1=$abc$61454$n6616 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6698 I1=$abc$61454$n6662_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$61454$n6697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$61454$n6699 I1=$abc$61454$n6680_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$61454$n6698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4708 I1=$abc$61454$n4054 I2=$abc$61454$n6702 I3=$abc$61454$n6701 O=$abc$61454$n6700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[27] I3=soc.cpu.reg_op1[27] O=$abc$61454$n6701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7239 I1=$abc$61454$n7240 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6536_1 I2=$abc$61454$n6588 I3=$abc$61454$n6704 O=soc.cpu.alu_out[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6538_1 I2=$abc$61454$n6705 I3=$abc$61454$n6709 O=$abc$61454$n6704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6706 I1=$abc$61454$n6627 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61454$n6669_1 I2=$abc$61454$n6708 I3=$abc$61454$n6707 O=$abc$61454$n6706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n5115_1 O=$abc$61454$n6707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6689_1 I1=$abc$61454$n6370 I2=$false I3=$false O=$abc$61454$n6708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n6710 I1=$abc$61454$n6712 I2=$abc$61454$n6711 I3=$false O=$abc$61454$n6709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op2[28] I2=$abc$61454$n6331_1 I3=$false O=$abc$61454$n6710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n4054 I2=soc.cpu.reg_op2[28] I3=soc.cpu.reg_op1[28] O=$abc$61454$n6711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$61454$n7242 I1=$abc$61454$n7243 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6555 I2=$abc$61454$n6588 I3=$abc$61454$n6714 O=soc.cpu.alu_out[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6547_1 I2=$abc$61454$n6715 I3=$abc$61454$n6719 O=$abc$61454$n6714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6716 I1=$abc$61454$n6637 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61454$n6679_1 I2=$abc$61454$n6717 I3=$false O=$abc$61454$n6716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6718 I1=$abc$61454$n6699 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n6717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$61454$n6718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$61454$n4709_1 I1=$abc$61454$n4054 I2=$abc$61454$n6721 I3=$abc$61454$n6720 O=$abc$61454$n6719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[29] I3=soc.cpu.reg_op1[29] O=$abc$61454$n6720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7245 I1=$abc$61454$n7246 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n5115_1 O=$abc$61454$n6727_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n6370 O=$abc$61454$n6728_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4734 I1=$abc$61454$n4054 I2=$abc$61454$n6731_1 I3=$abc$61454$n6730_1 O=$abc$61454$n6729_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n6331_1 I2=soc.cpu.reg_op2[30] I3=soc.cpu.reg_op1[30] O=$abc$61454$n6730_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$61454$n7248 I1=$abc$61454$n7249 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6731_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6576 I2=$abc$61454$n6733_1 I3=$abc$61454$n6737_1 O=soc.cpu.alu_out[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n6661_1 I1=$abc$61454$n6734_1 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n6733_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$abc$61454$n6698 I2=$abc$61454$n6735_1 I3=$false O=$abc$61454$n6734_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6718 I1=$abc$61454$n6370 I2=$abc$61454$n6736_1 I3=$false O=$abc$61454$n6735_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[0] I3=$abc$61454$n5115_1 O=$abc$61454$n6736_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$61454$n6738_1 I1=$abc$61454$n6739_1 I2=$abc$61454$n6741_1 I3=$abc$61454$n6740_1 O=$abc$61454$n6737_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6478 I2=$abc$61454$n6355 I3=$abc$61454$n6588 O=$abc$61454$n6738_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op2[31] I2=$abc$61454$n6331_1 I3=$false O=$abc$61454$n6739_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n4054 I2=soc.cpu.reg_op2[31] I3=soc.cpu.reg_op1[31] O=$abc$61454$n6740_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$61454$n7251 I1=$abc$61454$n7252 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$61454$n6741_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n9444 I1=$abc$61454$n6745_1 I2=$abc$61454$n6743_1 I3=$abc$61454$n6746_1 O=soc.cpu.cpuregs.wdata[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[0] I1=soc.cpu.alu_out_q[0] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6743_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=soc.cpu.latched_store I2=$false I3=$false O=$abc$61454$n6744_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n6744_1 I1=$abc$61454$n7349 I2=$false I3=$false O=$abc$61454$n6745_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[0] I3=$abc$61454$n6747_1 O=$abc$61454$n6746_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.latched_compr I1=soc.cpu.reg_next_pc[0] I2=soc.cpu.irq_state[0] I3=$false O=$abc$61454$n6747_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6749_1 I1=$abc$61454$n6751_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$61454$n6745_1 I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$abc$61454$n6750_1 O=$abc$61454$n6749_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[1] I3=$false O=$abc$61454$n6750_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[1] I2=$abc$61454$n5398 I3=$abc$61454$n6744_1 O=$abc$61454$n6751_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n9448 I1=$abc$61454$n6745_1 I2=$abc$61454$n6753_1 I3=$abc$61454$n6754_1 O=soc.cpu.cpuregs.wdata[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[2] I1=soc.cpu.alu_out_q[2] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6753_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[2] I2=$abc$61454$n4083 I3=soc.cpu.irq_state[1] O=$abc$61454$n6754_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6756 I1=$abc$61454$n6758 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[3] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[3] I3=$abc$61454$n6757_1 O=$abc$61454$n6756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[3] I1=soc.cpu.alu_out_q[3] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6757_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9450 O=$abc$61454$n6758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9452 I1=$abc$61454$n6745_1 I2=$abc$61454$n6761 I3=$abc$61454$n6760_1 O=soc.cpu.cpuregs.wdata[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[4] I2=$abc$61454$n5412 I3=$abc$61454$n6744_1 O=$abc$61454$n6760_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[4] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[4] I3=$false O=$abc$61454$n6761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6745_1 I1=$abc$61454$n9454 I2=$abc$61454$n6763_1 I3=$false O=soc.cpu.cpuregs.wdata[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6764 I3=$abc$61454$n6765 O=$abc$61454$n6763_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.reg_out[5] I1=soc.cpu.alu_out_q[5] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[5] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[5] I3=$false O=$abc$61454$n6765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6767 I1=$abc$61454$n6769_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[6] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[6] I3=$abc$61454$n6768 O=$abc$61454$n6767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[6] I1=soc.cpu.alu_out_q[6] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[6] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9456 O=$abc$61454$n6769_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9458 I1=$abc$61454$n6745_1 I2=$abc$61454$n6771 I3=$abc$61454$n6772_1 O=soc.cpu.cpuregs.wdata[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[7] I1=soc.cpu.alu_out_q[7] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6773 I3=$false O=$abc$61454$n6772_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.irq_mask[7] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[7] I3=$false O=$abc$61454$n6773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n9460 I1=$abc$61454$n6745_1 I2=$abc$61454$n6775_1 I3=$abc$61454$n6776 O=soc.cpu.cpuregs.wdata[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[8] I1=soc.cpu.alu_out_q[8] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6775_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[8] I2=$abc$61454$n4101 I3=soc.cpu.irq_state[1] O=$abc$61454$n6776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9462 I1=$abc$61454$n6745_1 I2=$abc$61454$n6778_1 I3=$abc$61454$n6779 O=soc.cpu.cpuregs.wdata[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[9] I1=soc.cpu.alu_out_q[9] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6778_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[9] I2=$abc$61454$n4091 I3=soc.cpu.irq_state[1] O=$abc$61454$n6779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9464 I1=$abc$61454$n6745_1 I2=$abc$61454$n6781_1 I3=$abc$61454$n6782 O=soc.cpu.cpuregs.wdata[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[10] I1=soc.cpu.alu_out_q[10] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6781_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[10] I2=$abc$61454$n4093 I3=soc.cpu.irq_state[1] O=$abc$61454$n6782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9466 I1=$abc$61454$n6745_1 I2=$abc$61454$n6784_1 I3=$abc$61454$n6785 O=soc.cpu.cpuregs.wdata[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[11] I1=soc.cpu.alu_out_q[11] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6784_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[11] I2=$abc$61454$n4102 I3=soc.cpu.irq_state[1] O=$abc$61454$n6785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6745_1 I1=$abc$61454$n9468 I2=$abc$61454$n6787_1 I3=$false O=soc.cpu.cpuregs.wdata[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6788 I3=$abc$61454$n6789 O=$abc$61454$n6787_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.reg_out[12] I1=soc.cpu.alu_out_q[12] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[12] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[12] I3=$false O=$abc$61454$n6789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n6745_1 I1=$abc$61454$n9470 I2=$abc$61454$n6791 I3=$false O=soc.cpu.cpuregs.wdata[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[13] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6792 I3=$abc$61454$n6793_1 O=$abc$61454$n6791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.cpu.reg_out[13] I1=soc.cpu.alu_out_q[13] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[13] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[13] I3=$false O=$abc$61454$n6793_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n9472 I1=$abc$61454$n6745_1 I2=$abc$61454$n6795 I3=$abc$61454$n6796_1 O=soc.cpu.cpuregs.wdata[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[14] I1=soc.cpu.alu_out_q[14] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[14] I2=$abc$61454$n4082 I3=soc.cpu.irq_state[1] O=$abc$61454$n6796_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9474 I1=$abc$61454$n6745_1 I2=$abc$61454$n6798 I3=$abc$61454$n6799_1 O=soc.cpu.cpuregs.wdata[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[15] I1=soc.cpu.alu_out_q[15] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[15] I2=$abc$61454$n4100 I3=soc.cpu.irq_state[1] O=$abc$61454$n6799_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6801 I1=$abc$61454$n6802_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[16] I2=$abc$61454$n4085 I3=soc.cpu.irq_state[1] O=$abc$61454$n6801
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7349 I1=$abc$61454$n9476 I2=$abc$61454$n5460 I3=$abc$61454$n6744_1 O=$abc$61454$n6802_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$61454$n9478 I1=$abc$61454$n6745_1 I2=$abc$61454$n6804 I3=$abc$61454$n6805_1 O=soc.cpu.cpuregs.wdata[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[17] I1=soc.cpu.alu_out_q[17] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[17] I2=$abc$61454$n4095 I3=soc.cpu.irq_state[1] O=$abc$61454$n6805_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6807 I1=$abc$61454$n6808_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9480 O=$abc$61454$n6807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n5468 I1=$abc$61454$n6744_1 I2=$abc$61454$n4079 I3=soc.cpu.irq_state[1] O=$abc$61454$n6808_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$61454$n9482 I1=$abc$61454$n6745_1 I2=$abc$61454$n6810 I3=$abc$61454$n6811_1 O=soc.cpu.cpuregs.wdata[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[19] I1=soc.cpu.alu_out_q[19] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[19] I2=$abc$61454$n4087 I3=soc.cpu.irq_state[1] O=$abc$61454$n6811_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9484 I1=$abc$61454$n6745_1 I2=$abc$61454$n6814_1 I3=$abc$61454$n6813 O=soc.cpu.cpuregs.wdata[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[20] I2=$abc$61454$n4092 I3=soc.cpu.irq_state[1] O=$abc$61454$n6813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_out[20] I1=soc.cpu.alu_out_q[20] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6814_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6816 I1=$abc$61454$n6818 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[21] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[21] I3=$abc$61454$n6817_1 O=$abc$61454$n6816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[21] I1=soc.cpu.alu_out_q[21] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6817_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[21] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9486 O=$abc$61454$n6818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6820_1 I1=$abc$61454$n6822 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[22] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[22] I3=$abc$61454$n6821 O=$abc$61454$n6820_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[22] I1=soc.cpu.alu_out_q[22] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[22] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9488 O=$abc$61454$n6822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9490 I1=$abc$61454$n6745_1 I2=$abc$61454$n6824 I3=$abc$61454$n6825 O=soc.cpu.cpuregs.wdata[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[23] I1=soc.cpu.alu_out_q[23] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[23] I2=$abc$61454$n4090 I3=soc.cpu.irq_state[1] O=$abc$61454$n6825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6827 I1=$abc$61454$n6829_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[24] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[24] I3=$abc$61454$n6828 O=$abc$61454$n6827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[24] I1=soc.cpu.alu_out_q[24] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[24] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9492 O=$abc$61454$n6829_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9494 I1=$abc$61454$n6745_1 I2=$abc$61454$n6831 I3=$abc$61454$n6832_1 O=soc.cpu.cpuregs.wdata[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[25] I1=soc.cpu.alu_out_q[25] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[25] I2=$abc$61454$n4097 I3=soc.cpu.irq_state[1] O=$abc$61454$n6832_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9496 I1=$abc$61454$n6745_1 I2=$abc$61454$n6834 I3=$abc$61454$n6835_1 O=soc.cpu.cpuregs.wdata[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[26] I1=soc.cpu.alu_out_q[26] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[26] I2=$abc$61454$n4098 I3=soc.cpu.irq_state[1] O=$abc$61454$n6835_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6837 I1=$abc$61454$n6839 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[27] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[27] I3=$abc$61454$n6838_1 O=$abc$61454$n6837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[27] I1=soc.cpu.alu_out_q[27] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6838_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9498 O=$abc$61454$n6839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9500 I1=$abc$61454$n6745_1 I2=$abc$61454$n6841_1 I3=$abc$61454$n6842 O=soc.cpu.cpuregs.wdata[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[28] I1=soc.cpu.alu_out_q[28] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6841_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[28] I2=$abc$61454$n4088 I3=soc.cpu.irq_state[1] O=$abc$61454$n6842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n6844_1 I1=$abc$61454$n6846 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_mask[29] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[29] I3=$abc$61454$n6845 O=$abc$61454$n6844_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[29] I1=soc.cpu.alu_out_q[29] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[29] I1=soc.cpu.irq_state[0] I2=$abc$61454$n6745_1 I3=$abc$61454$n9502 O=$abc$61454$n6846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9504 I1=$abc$61454$n6745_1 I2=$abc$61454$n6848 I3=$abc$61454$n6849 O=soc.cpu.cpuregs.wdata[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[30] I1=soc.cpu.alu_out_q[30] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[30] I2=$abc$61454$n4096 I3=soc.cpu.irq_state[1] O=$abc$61454$n6849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n9506 I1=$abc$61454$n6745_1 I2=$abc$61454$n6851 I3=$abc$61454$n6852 O=soc.cpu.cpuregs.wdata[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[31] I1=soc.cpu.alu_out_q[31] I2=soc.cpu.latched_stalu I3=$abc$61454$n6744_1 O=$abc$61454$n6851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[31] I2=$abc$61454$n4086 I3=soc.cpu.irq_state[1] O=$abc$61454$n6852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$abc$61454$n6854_1 I2=$abc$61454$n6856 I3=$abc$61454$n6855 O=$abc$61454$n9623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=$false I3=$false O=$abc$61454$n6854_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6943 I3=$false O=$abc$61454$n6855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6857_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[0] I2=soc.cpu.cpuregs_rs1[0] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6857_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6859 I1=$abc$61454$n6944 I2=$abc$61454$n6860_1 I3=$false O=$abc$61454$n9624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n7128 I1=$abc$61454$n4228 I2=$false I3=$false O=$abc$61454$n6859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=soc.cpu.reg_op1[1] I3=$abc$61454$n6861 O=$abc$61454$n6860_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n6862 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[1] I2=soc.cpu.cpuregs_rs1[1] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$abc$61454$n6854_1 I2=$abc$61454$n6865 I3=$abc$61454$n6864 O=$abc$61454$n9625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6945 I3=$false O=$abc$61454$n6864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6866_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[2] I2=soc.cpu.cpuregs_rs1[2] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6866_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6946 I1=$abc$61454$n6859 I2=$abc$61454$n6869_1 I3=$abc$61454$n6868 O=$abc$61454$n9626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[3] I3=$false O=$abc$61454$n6868
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6870 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6869_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[3] I2=soc.cpu.cpuregs_rs1[3] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6870
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$abc$61454$n6854_1 I2=$abc$61454$n6873 I3=$abc$61454$n6872_1 O=$abc$61454$n9627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6947 I3=$false O=$abc$61454$n6872_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6874 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6873
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[4] I2=soc.cpu.cpuregs_rs1[4] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$abc$61454$n6854_1 I2=$abc$61454$n6877 I3=$abc$61454$n6876 O=$abc$61454$n9628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6948 I3=$false O=$abc$61454$n6876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6878_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[5] I2=soc.cpu.cpuregs_rs1[5] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6878_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6949 I1=$abc$61454$n6859 I2=$abc$61454$n6881_1 I3=$abc$61454$n6880 O=$abc$61454$n9629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[6] I3=$false O=$abc$61454$n6880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6882 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6881_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[6] I2=soc.cpu.cpuregs_rs1[6] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n7128 I1=$abc$61454$n6950 I2=$abc$61454$n6884_1 I3=$false O=$abc$61454$n9630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=soc.cpu.reg_op1[7] I3=$abc$61454$n6885 O=$abc$61454$n6884_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n6950 I2=$abc$61454$n6886 I3=soc.cpu.cpu_state[2] O=$abc$61454$n6885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[7] I2=soc.cpu.cpuregs_rs1[7] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6859 I1=$abc$61454$n6951 I2=$abc$61454$n6888 I3=$false O=$abc$61454$n9631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=soc.cpu.reg_op1[8] I3=$abc$61454$n6889 O=$abc$61454$n6888
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n6890_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[8] I2=soc.cpu.cpuregs_rs1[8] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6890_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$61454$n6854_1 I2=$abc$61454$n6893_1 I3=$abc$61454$n6892 O=$abc$61454$n9632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6952 I3=$false O=$abc$61454$n6892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6894 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6893_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[9] I2=soc.cpu.cpuregs_rs1[9] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6953 I1=$abc$61454$n6859 I2=$abc$61454$n6897 I3=$abc$61454$n6896_1 O=$abc$61454$n9633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[10] I3=$false O=$abc$61454$n6896_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6898 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[10] I2=soc.cpu.cpuregs_rs1[10] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6898
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$abc$61454$n6854_1 I2=$abc$61454$n6901 I3=$abc$61454$n6900 O=$abc$61454$n9634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6954 I3=$false O=$abc$61454$n6900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6902_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[11] I2=soc.cpu.cpuregs_rs1[11] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6902_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6955 I1=$abc$61454$n6859 I2=$abc$61454$n6905_1 I3=$abc$61454$n6904 O=$abc$61454$n9635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[12] I3=$false O=$abc$61454$n6904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6906 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6905_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[12] I2=soc.cpu.cpuregs_rs1[12] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$61454$n6854_1 I2=$abc$61454$n6909 I3=$abc$61454$n6908_1 O=$abc$61454$n9636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6956 I3=$false O=$abc$61454$n6908_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6910 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[13] I2=soc.cpu.cpuregs_rs1[13] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6957 I1=$abc$61454$n6859 I2=$abc$61454$n6913 I3=$abc$61454$n6912 O=$abc$61454$n9637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[14] I3=$false O=$abc$61454$n6912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6914_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6913
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[14] I2=soc.cpu.cpuregs_rs1[14] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6914_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$abc$61454$n6854_1 I2=$abc$61454$n6917_1 I3=$abc$61454$n6916 O=$abc$61454$n9638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6958 I3=$false O=$abc$61454$n6916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6918 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6917_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[15] I2=soc.cpu.cpuregs_rs1[15] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n7128 I1=$abc$61454$n6959 I2=$abc$61454$n6920_1 I3=$false O=$abc$61454$n9639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=soc.cpu.reg_op1[16] I3=$abc$61454$n6921 O=$abc$61454$n6920_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n6959 I2=$abc$61454$n6922 I3=soc.cpu.cpu_state[2] O=$abc$61454$n6921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[16] I2=soc.cpu.cpuregs_rs1[16] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6960 I1=$abc$61454$n6859 I2=$abc$61454$n6925 I3=$abc$61454$n6924 O=$abc$61454$n9640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[17] I3=$false O=$abc$61454$n6924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6926_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[17] I2=soc.cpu.cpuregs_rs1[17] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6926_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n7128 I1=$abc$61454$n6961 I2=$abc$61454$n6928 I3=$false O=$abc$61454$n9641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5003 I1=$abc$61454$n5612 I2=soc.cpu.reg_op1[18] I3=$abc$61454$n6929_1 O=$abc$61454$n6928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n6961 I2=$abc$61454$n6930 I3=soc.cpu.cpu_state[2] O=$abc$61454$n6929_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[18] I2=soc.cpu.cpuregs_rs1[18] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6962 I1=$abc$61454$n6859 I2=$abc$61454$n6933 I3=$abc$61454$n6932_1 O=$abc$61454$n9642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[19] I3=$false O=$abc$61454$n6932_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6934 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[19] I2=soc.cpu.cpuregs_rs1[19] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$abc$61454$n6854_1 I2=$abc$61454$n6937 I3=$abc$61454$n6936 O=$abc$61454$n9643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6963 I3=$false O=$abc$61454$n6936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6938_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[20] I2=soc.cpu.cpuregs_rs1[20] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6938_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6964 I1=$abc$61454$n6859 I2=$abc$61454$n6941 I3=$abc$61454$n6940 O=$abc$61454$n9644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[21] I3=$false O=$abc$61454$n6940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6942 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[21] I2=soc.cpu.cpuregs_rs1[21] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6942
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$abc$61454$n6854_1 I2=$abc$61454$n6945_1 I3=$abc$61454$n6944_1 O=$abc$61454$n9645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6965 I3=$false O=$abc$61454$n6944_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6946_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6945_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[22] I2=soc.cpu.cpuregs_rs1[22] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6946_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6966 I1=$abc$61454$n6859 I2=$abc$61454$n6949_1 I3=$abc$61454$n6948_1 O=$abc$61454$n9646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n5612 I1=$abc$61454$n5003 I2=soc.cpu.reg_op1[23] I3=$false O=$abc$61454$n6948_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$61454$n6950_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6949_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[23] I2=soc.cpu.cpuregs_rs1[23] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6950_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$abc$61454$n6854_1 I2=$abc$61454$n6953_1 I3=$abc$61454$n6952_1 O=$abc$61454$n9647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6967 I3=$false O=$abc$61454$n6952_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6954_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6953_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[24] I2=soc.cpu.cpuregs_rs1[24] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6954_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$abc$61454$n6854_1 I2=$abc$61454$n6957_1 I3=$abc$61454$n6956_1 O=$abc$61454$n9648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6968 I3=$false O=$abc$61454$n6956_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6958_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6957_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[25] I2=soc.cpu.cpuregs_rs1[25] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6958_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$abc$61454$n6854_1 I2=$abc$61454$n6961_1 I3=$abc$61454$n6960_1 O=$abc$61454$n9649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6969 I3=$false O=$abc$61454$n6960_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6962_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6961_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[26] I2=soc.cpu.cpuregs_rs1[26] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6962_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$abc$61454$n6854_1 I2=$abc$61454$n6965_1 I3=$abc$61454$n6964_1 O=$abc$61454$n9650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6970 I3=$false O=$abc$61454$n6964_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6966_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6965_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[27] I2=soc.cpu.cpuregs_rs1[27] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6966_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$abc$61454$n6854_1 I2=$abc$61454$n6969_1 I3=$abc$61454$n6968_1 O=$abc$61454$n9651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6971 I3=$false O=$abc$61454$n6968_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6970_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6969_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[28] I2=soc.cpu.cpuregs_rs1[28] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6970_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$abc$61454$n6854_1 I2=$abc$61454$n6973_1 I3=$abc$61454$n6972_1 O=$abc$61454$n9652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6972 I3=$false O=$abc$61454$n6972_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6974_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6973_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[29] I2=soc.cpu.cpuregs_rs1[29] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6974_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$61454$n6854_1 I2=$abc$61454$n6977 I3=$abc$61454$n6976 O=$abc$61454$n9653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6973 I3=$false O=$abc$61454$n6976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6978 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6977
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[30] I2=soc.cpu.cpuregs_rs1[30] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6978
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$abc$61454$n6854_1 I2=$abc$61454$n6981 I3=$abc$61454$n6980 O=$abc$61454$n9654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n7128 I2=$abc$61454$n6974 I3=$false O=$abc$61454$n6980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n6982_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n6981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[31] I2=soc.cpu.cpuregs_rs1[31] I3=soc.cpu.is_lui_auipc_jal O=$abc$61454$n6982_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$61454$n6984 I1=$abc$61454$n6987 I2=$false I3=$false O=$abc$61454$n9655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n7762 I1=$abc$61454$n7763 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n6984
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=soc.cpu.decoded_rs2[1] I2=$abc$61454$n6986 I3=$abc$61454$n4066 O=$abc$61454$n6985_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[2] I1=soc.cpu.decoded_rs2[3] I2=soc.cpu.decoded_rs2[4] I3=soc.cpu.decoded_rs2[5] O=$abc$61454$n6986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[0] O=$abc$61454$n6987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I1=soc.cpu.is_slli_srli_srai I2=soc.cpu.is_lui_auipc_jal I3=$false O=$abc$61454$n6988_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$61454$n6990 I1=$abc$61454$n6991_1 I2=$false I3=$false O=$abc$61454$n9656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n7760 I1=$abc$61454$n7761 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n6990
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[1] O=$abc$61454$n6991_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n6993 I1=$abc$61454$n6994_1 I2=$false I3=$false O=$abc$61454$n9657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n7759 I1=$abc$61454$n5816 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n6993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[2] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[2] O=$abc$61454$n6994_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n6996 I1=$abc$61454$n6997_1 I2=$false I3=$false O=$abc$61454$n9658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n7758 I1=$abc$61454$n5820 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n6996
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[3] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[3] O=$abc$61454$n6997_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n6999 I1=$abc$61454$n7000_1 I2=$false I3=$false O=$abc$61454$n9659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n9138 I1=$abc$61454$n9139 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n6999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[4] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[4] O=$abc$61454$n7000_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n7002 I1=$abc$61454$n7003_1 I2=$false I3=$false O=$abc$61454$n9660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$61454$n9140 I1=$abc$61454$n5842 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[5] I1=soc.cpu.is_slli_srli_srai I2=$abc$61454$n6988_1 I3=soc.cpu.decoded_imm[5] O=$abc$61454$n7003_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[6] I2=$abc$61454$n7005 I3=$false O=$abc$61454$n9661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9143 I1=$abc$61454$n5845 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[7] I2=$abc$61454$n7007 I3=$false O=$abc$61454$n9662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9144 I1=$abc$61454$n8973 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7007
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[8] I2=$abc$61454$n7009_1 I3=$false O=$abc$61454$n9663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9145 I1=$abc$61454$n5863 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7009_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[9] I2=$abc$61454$n7011 I3=$false O=$abc$61454$n9664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9149 I1=$abc$61454$n5857 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[10] I2=$abc$61454$n7013 I3=$false O=$abc$61454$n9665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8073 I1=$abc$61454$n5854 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7013
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[11] I2=$abc$61454$n7015_1 I3=$false O=$abc$61454$n9666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8076 I1=$abc$61454$n5851 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7015_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[12] I2=$abc$61454$n7017 I3=$false O=$abc$61454$n9667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8084 I1=$abc$61454$n5848 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[13] I2=$abc$61454$n7019 I3=$false O=$abc$61454$n9668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n7764 I1=$abc$61454$n7765 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[14] I2=$abc$61454$n7021_1 I3=$false O=$abc$61454$n9669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8230 I1=$abc$61454$n8082 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7021_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[15] I2=$abc$61454$n7023 I3=$false O=$abc$61454$n9670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5873 I1=$abc$61454$n5874 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[16] I2=$abc$61454$n7025 I3=$false O=$abc$61454$n9671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9150 I1=$abc$61454$n9142 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[17] I2=$abc$61454$n7027_1 I3=$false O=$abc$61454$n9672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5838 I1=$abc$61454$n5839 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7027_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[18] I2=$abc$61454$n7029 I3=$false O=$abc$61454$n9673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5835 I1=$abc$61454$n5836 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[19] I2=$abc$61454$n7031 I3=$false O=$abc$61454$n9674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5832 I1=$abc$61454$n5833 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[20] I2=$abc$61454$n7033_1 I3=$false O=$abc$61454$n9675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5829 I1=$abc$61454$n5830 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7033_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[21] I2=$abc$61454$n7035 I3=$false O=$abc$61454$n9676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5826 I1=$abc$61454$n5827 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[22] I2=$abc$61454$n7037 I3=$false O=$abc$61454$n9677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n5823 I1=$abc$61454$n5822 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[23] I2=$abc$61454$n7039_1 I3=$false O=$abc$61454$n9678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10173 I1=$abc$61454$n5860 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7039_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[24] I2=$abc$61454$n7041 I3=$false O=$abc$61454$n9679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10172 I1=$abc$61454$n9898 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7041
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[25] I2=$abc$61454$n7043 I3=$false O=$abc$61454$n9680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10171 I1=$abc$61454$n9147 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7043
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[26] I2=$abc$61454$n7045_1 I3=$false O=$abc$61454$n9681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10170 I1=$abc$61454$n7146 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7045_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[27] I2=$abc$61454$n7047 I3=$false O=$abc$61454$n9682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10169 I1=$abc$61454$n8712 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[28] I2=$abc$61454$n7049 I3=$false O=$abc$61454$n9683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n10168 I1=$abc$61454$n7757 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7049
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[29] I2=$abc$61454$n7051_1 I3=$false O=$abc$61454$n9684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n9136 I1=$abc$61454$n9137 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7051_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[30] I2=$abc$61454$n7053 I3=$false O=$abc$61454$n9685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8077 I1=$abc$61454$n8078 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n6988_1 I1=soc.cpu.decoded_imm[31] I2=$abc$61454$n7055 I3=$false O=$abc$61454$n9686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$61454$n8074 I1=$abc$61454$n8075 I2=$abc$61454$n5824 I3=$abc$61454$n6985_1 O=$abc$61454$n7055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n5396 I1=$abc$61454$n4072 I2=$abc$61454$n4700 I3=$abc$61454$n7057_1 O=$abc$61454$n9689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.latched_store I1=$abc$61454$n4460 I2=soc.cpu.cpu_state[2] I3=$abc$61454$n7058 O=$abc$61454$n7057_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n4228 I1=$abc$61454$n4474 I2=$abc$61454$n7059 I3=$false O=$abc$61454$n7058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=soc.cpu.cpu_state[4] I2=soc.cpu.latched_store I3=$false O=$abc$61454$n7059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.is_lbu_lhu_lw I2=soc.cpu.latched_is_lu I3=$abc$61454$n4229 O=$abc$61454$n9692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.instr_lh I2=soc.cpu.latched_is_lh I3=$abc$61454$n4229 O=$abc$61454$n9694
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7063_1 I2=$abc$61454$n7068 I3=$abc$61454$n7075 O=$abc$61454$n9815
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=$abc$61454$n7064 I2=soc.cpu.mem_wordsize[2] I3=$abc$61454$n7065 O=$abc$61454$n7063_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n4440 I1=soc.cpu.mem_rdata[24] I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$61454$n7064
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n8004 I2=$abc$61454$n7066_1 I3=$false O=$abc$61454$n7065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[16] I2=$false I3=$false O=$abc$61454$n7066_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.reg_op1[1] O=$abc$61454$n7067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[0] I2=$abc$61454$n7069_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.instr_timer I2=$abc$61454$n7070 I3=$abc$61454$n7071 O=$abc$61454$n7069_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[0] I1=soc.cpu.pcpi_div.pcpi_rd[0] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_setq I1=soc.cpu.instr_getq I2=soc.cpu.cpuregs_rs1[0] I3=$abc$61454$n7072_1 O=$abc$61454$n7071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.count_instr[32] I1=$abc$61454$n7073_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7072_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_instr[0] I1=soc.cpu.instr_rdinstr I2=$abc$61454$n7074 I3=$false O=$abc$61454$n7073_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[0] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[32] O=$abc$61454$n7074
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11004 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[0] O=$abc$61454$n7075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7077 I2=$abc$61454$n7082 I3=$abc$61454$n7089 O=$abc$61454$n9816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[17] I2=$abc$61454$n8240_1 I3=$abc$61454$n7081 O=$abc$61454$n7077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$61454$n8011 I1=$abc$61454$n5302_1 I2=$false I3=$false O=$abc$61454$n7081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n7087 I1=$abc$61454$n7088 I2=$abc$61454$n7083 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7082
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[1] I2=$abc$61454$n7084 I3=$false O=$abc$61454$n7083
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.count_instr[33] I1=$abc$61454$n7085 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[33] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7086_1 I3=$false O=$abc$61454$n7085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[1] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[1] O=$abc$61454$n7086_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[1] I1=soc.cpu.pcpi_div.pcpi_rd[1] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[1] I2=soc.cpu.instr_timer I3=soc.cpu.timer[1] O=$abc$61454$n7088
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11005 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[1] O=$abc$61454$n7089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7091 I2=$abc$61454$n7096 I3=$abc$61454$n7103_1 O=$abc$61454$n9817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n8020 I2=$abc$61454$n7092 I3=$false O=$abc$61454$n7091
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[18] I2=$abc$61454$n8242_1 I3=$false O=$abc$61454$n7092
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n7100 I1=$abc$61454$n7097_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[2] I1=soc.cpu.instr_timer I2=$abc$61454$n7098 I3=$abc$61454$n7099_1 O=$abc$61454$n7097_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[2] I1=soc.cpu.pcpi_div.pcpi_rd[2] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7098
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[2] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[2] O=$abc$61454$n7099_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[34] I1=$abc$61454$n7101_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[34] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7102 I3=$false O=$abc$61454$n7101_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[2] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[2] O=$abc$61454$n7102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11006 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[2] O=$abc$61454$n7103_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7105 I2=$abc$61454$n7110 I3=$abc$61454$n7117 O=$abc$61454$n9818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[19] I2=$abc$61454$n8244 I3=$abc$61454$n7109 O=$abc$61454$n7105
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$61454$n8037_1 I1=$abc$61454$n5302_1 I2=$false I3=$false O=$abc$61454$n7109
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n7112 I1=$abc$61454$n7111 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[3] I1=soc.cpu.pcpi_div.pcpi_rd[3] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[3] I2=$abc$61454$n7113_1 I3=$abc$61454$n7116 O=$abc$61454$n7112
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[35] I1=$abc$61454$n7114 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7113_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[3] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7115 I3=$false O=$abc$61454$n7114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[35] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[3] O=$abc$61454$n7115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[3] I2=soc.cpu.instr_timer I3=soc.cpu.timer[3] O=$abc$61454$n7116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11007 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[3] O=$abc$61454$n7117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7119_1 I2=$abc$61454$n7124 I3=$abc$61454$n7132 O=$abc$61454$n9819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[20] I2=$abc$61454$n8247 I3=$false O=$abc$61454$n7119_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n7129 I1=$abc$61454$n7125 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7124
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[4] I2=$abc$61454$n7126 I3=$false O=$abc$61454$n7125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.instr_timer I2=$abc$61454$n7127_1 I3=$false O=$abc$61454$n7126
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.irq_mask[4] I1=soc.cpu.instr_maskirq I2=$abc$61454$n7128_1 I3=$false O=$abc$61454$n7127_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[4] I1=soc.cpu.pcpi_div.pcpi_rd[4] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7128_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[36] I1=$abc$61454$n7130 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_instr[4] I1=soc.cpu.instr_rdinstr I2=$abc$61454$n7131 I3=$false O=$abc$61454$n7130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[4] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[36] O=$abc$61454$n7131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11008 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[4] O=$abc$61454$n7132
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7134 I2=$abc$61454$n7139 I3=$abc$61454$n7146_1 O=$abc$61454$n9820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n8030_1 I2=$abc$61454$n7135 I3=$false O=$abc$61454$n7134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[21] I2=$abc$61454$n8249_1 I3=$false O=$abc$61454$n7135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n7142 I1=$abc$61454$n7145_1 I2=$abc$61454$n7140 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7139
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[5] I2=$abc$61454$n7141 I3=$false O=$abc$61454$n7140
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[5] I1=soc.cpu.pcpi_div.pcpi_rd[5] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7141
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[37] I1=$abc$61454$n7143 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[37] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7144_1 I3=$false O=$abc$61454$n7143
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[5] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[5] O=$abc$61454$n7144_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[5] I2=soc.cpu.instr_timer I3=soc.cpu.timer[5] O=$abc$61454$n7145_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11009 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[5] O=$abc$61454$n7146_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n7148 I2=$abc$61454$n7153 I3=$abc$61454$n7160 O=$abc$61454$n9821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n8015 I2=$abc$61454$n7149 I3=$false O=$abc$61454$n7148
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n7067 I1=soc.cpu.mem_rdata[22] I2=$abc$61454$n8251_1 I3=$false O=$abc$61454$n7149
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n7155 I1=$abc$61454$n7154 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[6] I1=soc.cpu.pcpi_div.pcpi_rd[6] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[6] I2=$abc$61454$n7156_1 I3=$abc$61454$n7159_1 O=$abc$61454$n7155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.instr_rdinstr I1=soc.cpu.count_instr[6] I2=$abc$61454$n7157 I3=$abc$61454$n4059 O=$abc$61454$n7156_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.cpu.count_instr[38] I1=$abc$61454$n4060 I2=$abc$61454$n7158_1 I3=$false O=$abc$61454$n7157
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[6] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[38] O=$abc$61454$n7158_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[6] I2=soc.cpu.instr_timer I3=soc.cpu.timer[6] O=$abc$61454$n7159_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11010 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[6] O=$abc$61454$n7160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4827 I1=$abc$61454$n8253 I2=$abc$61454$n7167_1 I3=$abc$61454$n7175 O=$abc$61454$n9822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n5302_1 I1=$abc$61454$n4213 I2=$abc$61454$n7067 I3=soc.cpu.mem_rdata[23] O=$abc$61454$n7166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$61454$n7168_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$61454$n7167_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7169 I1=$abc$61454$n7170_1 I2=$abc$61454$n7171_1 I3=$abc$61454$n7174_1 O=$abc$61454$n7168_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[7] I2=$false I3=$false O=$abc$61454$n7169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[7] I1=soc.cpu.pcpi_div.pcpi_rd[7] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7170_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[39] I1=$abc$61454$n7172 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7171_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[7] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7173_1 I3=$false O=$abc$61454$n7172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[39] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[7] O=$abc$61454$n7173_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[7] I2=soc.cpu.instr_timer I3=soc.cpu.timer[7] O=$abc$61454$n7174_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11011 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[7] O=$abc$61454$n7175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7177_1 I1=$abc$61454$n7180_1 I2=$abc$61454$n7187 I3=$false O=$abc$61454$n9823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7178 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7177_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n4440 I2=soc.cpu.mem_rdata[24] I3=$abc$61454$n5312 O=$abc$61454$n7178
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=soc.cpu.latched_is_lh I1=soc.cpu.latched_is_lu I2=$false I3=$false O=$abc$61454$n7179_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n7183_1 I1=$abc$61454$n7186_1 I2=$abc$61454$n7181 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7180_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[8] I2=$abc$61454$n7182_1 I3=$false O=$abc$61454$n7181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[8] I1=soc.cpu.pcpi_div.pcpi_rd[8] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7182_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[40] I1=$abc$61454$n7184 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7183_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[40] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7185_1 I3=$false O=$abc$61454$n7184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[8] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[8] O=$abc$61454$n7185_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[8] I2=soc.cpu.instr_timer I3=soc.cpu.timer[8] O=$abc$61454$n7186_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11012 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[8] O=$abc$61454$n7187
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7189_1 I1=$abc$61454$n7191_1 I2=$abc$61454$n7198_1 I3=$false O=$abc$61454$n9824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7190 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7189_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n8078_1 I2=soc.cpu.mem_rdata[25] I3=$abc$61454$n5312 O=$abc$61454$n7190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$61454$n7196 I1=$abc$61454$n7197_1 I2=$abc$61454$n7192_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7191_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4059 I1=$abc$61454$n7193 I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[9] O=$abc$61454$n7192_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=soc.cpu.count_instr[41] I1=$abc$61454$n4060 I2=$abc$61454$n7194_1 I3=$false O=$abc$61454$n7193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[9] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7195_1 I3=$false O=$abc$61454$n7194_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[41] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[9] O=$abc$61454$n7195_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[9] I1=soc.cpu.pcpi_div.pcpi_rd[9] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[9] I2=soc.cpu.instr_timer I3=soc.cpu.timer[9] O=$abc$61454$n7197_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11013 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[9] O=$abc$61454$n7198_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7200_1 I1=$abc$61454$n7202 I2=$abc$61454$n7209_1 I3=$false O=$abc$61454$n9825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7201_1 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7200_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n8055_1 I2=soc.cpu.mem_rdata[26] I3=$abc$61454$n5312 O=$abc$61454$n7201_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$61454$n7206_1 I1=$abc$61454$n7203_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[10] I1=soc.cpu.instr_timer I2=$abc$61454$n7204_1 I3=$abc$61454$n7205 O=$abc$61454$n7203_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[10] I1=soc.cpu.pcpi_div.pcpi_rd[10] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7204_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[10] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[10] O=$abc$61454$n7205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[42] I1=$abc$61454$n7207_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7206_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[42] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7208 I3=$false O=$abc$61454$n7207_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[10] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[10] O=$abc$61454$n7208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11014 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[10] O=$abc$61454$n7209_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7211 I1=$abc$61454$n7213_1 I2=$abc$61454$n7220 I3=$false O=$abc$61454$n9826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7212_1 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n4363 I2=soc.cpu.mem_rdata[27] I3=$abc$61454$n5312 O=$abc$61454$n7212_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$61454$n7215_1 I1=$abc$61454$n7214 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7213_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[11] I1=soc.cpu.pcpi_div.pcpi_rd[11] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[11] I2=$abc$61454$n7216_1 I3=$abc$61454$n7219_1 O=$abc$61454$n7215_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[43] I1=$abc$61454$n7217 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7216_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[11] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7218_1 I3=$false O=$abc$61454$n7217
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[43] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[11] O=$abc$61454$n7218_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[11] I2=soc.cpu.instr_timer I3=soc.cpu.timer[11] O=$abc$61454$n7219_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11015 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[11] O=$abc$61454$n7220
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7222_1 I1=$abc$61454$n7224_1 I2=$abc$61454$n7231_1 I3=$false O=$abc$61454$n9827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7223 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7222_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[28] I1=$abc$61454$n5312 I2=$abc$61454$n4115 I3=$abc$61454$n5303_1 O=$abc$61454$n7223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$61454$n7228_1 I1=$abc$61454$n7225_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7224_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.irq_mask[12] I1=soc.cpu.instr_maskirq I2=$abc$61454$n7226 I3=$abc$61454$n7227_1 O=$abc$61454$n7225_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[12] I1=soc.cpu.pcpi_div.pcpi_rd[12] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.timer[12] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[12] O=$abc$61454$n7227_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[44] I1=$abc$61454$n7229 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7228_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[12] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7230_1 I3=$false O=$abc$61454$n7229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[44] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[12] O=$abc$61454$n7230_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11016 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[12] O=$abc$61454$n7231_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7233_1 I1=$abc$61454$n7235 I2=$abc$61454$n7242_1 I3=$false O=$abc$61454$n9828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7234_1 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7233_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n4336 I2=soc.cpu.mem_rdata[29] I3=$abc$61454$n5312 O=$abc$61454$n7234_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.timer[13] I2=$abc$61454$n7236_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[13] I2=$abc$61454$n7237_1 I3=$abc$61454$n7238 O=$abc$61454$n7236_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[13] I1=soc.cpu.pcpi_div.pcpi_rd[13] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7237_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[13] I1=soc.cpu.instr_maskirq I2=$abc$61454$n7239_1 I3=$false O=$abc$61454$n7238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.count_instr[45] I1=$abc$61454$n7240_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7239_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[45] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7241 I3=$false O=$abc$61454$n7240_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[13] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[13] O=$abc$61454$n7241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11017 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[13] O=$abc$61454$n7242_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7244 I1=$abc$61454$n7246_1 I2=$abc$61454$n7253 I3=$false O=$abc$61454$n9829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7245_1 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n5303_1 I1=$abc$61454$n8051_1 I2=soc.cpu.mem_rdata[30] I3=$abc$61454$n5312 O=$abc$61454$n7245_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$61454$n7250 I1=$abc$61454$n7247 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7246_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[14] I1=soc.cpu.instr_timer I2=$abc$61454$n7248_1 I3=$abc$61454$n7249_1 O=$abc$61454$n7247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[14] I1=soc.cpu.pcpi_div.pcpi_rd[14] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7248_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[14] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[14] O=$abc$61454$n7249_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[46] I1=$abc$61454$n7251_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[46] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7252_1 I3=$false O=$abc$61454$n7251_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[14] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[14] O=$abc$61454$n7252_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11018 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[14] O=$abc$61454$n7253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7255 I1=$abc$61454$n7257 I2=$abc$61454$n7264_1 I3=$false O=$abc$61454$n9830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7256_1 I1=$abc$61454$n8253 I2=$abc$61454$n7179_1 I3=$abc$61454$n4827 O=$abc$61454$n7255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[31] I1=$abc$61454$n5312 I2=$abc$61454$n8045_1 I3=$abc$61454$n5303_1 O=$abc$61454$n7256_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$61454$n7261 I1=$abc$61454$n7258_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[15] I1=soc.cpu.instr_timer I2=$abc$61454$n7259 I3=$abc$61454$n7260_1 O=$abc$61454$n7258_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[15] I1=soc.cpu.pcpi_div.pcpi_rd[15] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[15] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[15] O=$abc$61454$n7260_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[47] I1=$abc$61454$n7262_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[47] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7263 I3=$false O=$abc$61454$n7262_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[15] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[15] O=$abc$61454$n7263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11019 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[15] O=$abc$61454$n7264_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61454$n7271 I2=$abc$61454$n7266_1 I3=$abc$61454$n7278_1 O=$abc$61454$n9831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7269 I3=$abc$61454$n4827 O=$abc$61454$n7266_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$61454$n8253 I1=$abc$61454$n7179_1 I2=$false I3=$false O=$abc$61454$n7267
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7256_1 I1=soc.cpu.latched_is_lh I2=$false I3=$false O=$abc$61454$n7268_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata[16] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.latched_is_lu I2=$false I3=$false O=$abc$61454$n7270_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7272_1 I1=$abc$61454$n7273 I2=$abc$61454$n7274_1 I3=$abc$61454$n7277 O=$abc$61454$n7271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[16] I1=soc.cpu.pcpi_div.pcpi_rd[16] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7272_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[16] I2=$false I3=$false O=$abc$61454$n7273
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.count_instr[48] I1=$abc$61454$n7275 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7274_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[48] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7276_1 I3=$false O=$abc$61454$n7275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[16] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[16] O=$abc$61454$n7276_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[16] I2=soc.cpu.instr_timer I3=soc.cpu.timer[16] O=$abc$61454$n7277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11020 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[16] O=$abc$61454$n7278_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7280_1 I1=$abc$61454$n7282_1 I2=$abc$61454$n7289 I3=$false O=$abc$61454$n9832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7281 I3=$abc$61454$n4827 O=$abc$61454$n7280_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[17] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[17] I2=$abc$61454$n7283 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7282_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[17] I2=$abc$61454$n7284_1 I3=$abc$61454$n7285 O=$abc$61454$n7283
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[17] I1=soc.cpu.pcpi_div.pcpi_rd[17] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7284_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.timer[17] I1=soc.cpu.instr_timer I2=$abc$61454$n7286_1 I3=$false O=$abc$61454$n7285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.count_instr[49] I1=$abc$61454$n7287 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7286_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[49] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7288_1 I3=$false O=$abc$61454$n7287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[17] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[17] O=$abc$61454$n7288_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11021 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[17] O=$abc$61454$n7289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7291 I1=$abc$61454$n7293 I2=$abc$61454$n7300_1 I3=$false O=$abc$61454$n9833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7292_1 I3=$abc$61454$n4827 O=$abc$61454$n7291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[18] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7292_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7297 I1=$abc$61454$n7294_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7293
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[18] I1=soc.cpu.instr_timer I2=$abc$61454$n7295 I3=$abc$61454$n7296_1 O=$abc$61454$n7294_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[18] I1=soc.cpu.pcpi_div.pcpi_rd[18] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[18] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[18] O=$abc$61454$n7296_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[50] I1=$abc$61454$n7298_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7297
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[50] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7299 I3=$false O=$abc$61454$n7298_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[18] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[18] O=$abc$61454$n7299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11022 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[18] O=$abc$61454$n7300_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$61454$n7304_1 I2=$abc$61454$n7302_1 I3=$abc$61454$n7311 O=$abc$61454$n9834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7303 I3=$abc$61454$n4827 O=$abc$61454$n7302_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[19] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7303
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7305 I1=$abc$61454$n7306_1 I2=$abc$61454$n7307 I3=$abc$61454$n7310_1 O=$abc$61454$n7304_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[19] I2=$false I3=$false O=$abc$61454$n7305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[19] I1=soc.cpu.pcpi_div.pcpi_rd[19] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7306_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[51] I1=$abc$61454$n7308_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[51] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7309 I3=$false O=$abc$61454$n7308_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[19] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[19] O=$abc$61454$n7309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[19] I2=soc.cpu.instr_timer I3=soc.cpu.timer[19] O=$abc$61454$n7310_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11023 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[19] O=$abc$61454$n7311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7313 I1=$abc$61454$n7315 I2=$abc$61454$n7322_1 I3=$false O=$abc$61454$n9835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7314_1 I3=$abc$61454$n4827 O=$abc$61454$n7313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[20] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7314_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7319_1 I1=$abc$61454$n7316_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7315
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[20] I2=$abc$61454$n7317 I3=$abc$61454$n7318_1 O=$abc$61454$n7316_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[20] I1=soc.cpu.pcpi_div.pcpi_rd[20] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7317
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[20] I2=soc.cpu.instr_timer I3=soc.cpu.timer[20] O=$abc$61454$n7318_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.count_instr[52] I1=$abc$61454$n7320_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7319_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[52] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7321_1 I3=$false O=$abc$61454$n7320_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[20] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[20] O=$abc$61454$n7321_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11024 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[20] O=$abc$61454$n7322_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7324_1 I1=$abc$61454$n7326_1 I2=$abc$61454$n7333_1 I3=$false O=$abc$61454$n9836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7325_1 I3=$abc$61454$n4827 O=$abc$61454$n7324_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[21] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7325_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7330_1 I1=$abc$61454$n7327_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7326_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[21] I1=soc.cpu.instr_timer I2=$abc$61454$n7328_1 I3=$abc$61454$n7329_1 O=$abc$61454$n7327_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[21] I1=soc.cpu.pcpi_div.pcpi_rd[21] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7328_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[21] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[21] O=$abc$61454$n7329_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[53] I1=$abc$61454$n7331_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7330_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[53] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7332_1 I3=$false O=$abc$61454$n7331_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[21] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[21] O=$abc$61454$n7332_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11025 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[21] O=$abc$61454$n7333_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7335_1 I1=$abc$61454$n7337_1 I2=$abc$61454$n7344_1 I3=$false O=$abc$61454$n9837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7336_1 I3=$abc$61454$n4827 O=$abc$61454$n7335_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[22] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7336_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7341_1 I1=$abc$61454$n7338_1 I2=$abc$61454$n7339_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7337_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[22] I1=soc.cpu.pcpi_div.pcpi_rd[22] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7338_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[22] I2=$abc$61454$n7340_1 I3=$false O=$abc$61454$n7339_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[22] I2=soc.cpu.instr_timer I3=soc.cpu.timer[22] O=$abc$61454$n7340_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.count_instr[54] I1=$abc$61454$n7342_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7341_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[54] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7343_1 I3=$false O=$abc$61454$n7342_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[22] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[22] O=$abc$61454$n7343_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11026 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[22] O=$abc$61454$n7344_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7346_1 I1=$abc$61454$n7348_1 I2=$abc$61454$n7355 I3=$false O=$abc$61454$n9838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7347_1 I3=$abc$61454$n4827 O=$abc$61454$n7346_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[23] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7347_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7349_1 I1=$abc$61454$n7354 I2=$abc$61454$n7350_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7348_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[23] I1=soc.cpu.pcpi_div.pcpi_rd[23] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7349_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[23] I2=$abc$61454$n7351_1 I3=$false O=$abc$61454$n7350_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.count_instr[55] I1=$abc$61454$n7352 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7351_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[23] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7353_1 I3=$false O=$abc$61454$n7352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[55] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[23] O=$abc$61454$n7353_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[23] I2=soc.cpu.instr_timer I3=soc.cpu.timer[23] O=$abc$61454$n7354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11027 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[23] O=$abc$61454$n7355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11028 I2=$abc$61454$n7357 I3=$false O=$abc$61454$n9839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7358 I2=$abc$61454$n4827 I3=$abc$61454$n7359_1 O=$abc$61454$n7357
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$61454$n7270_1 I1=soc.cpu.mem_rdata[24] I2=$abc$61454$n7268_1 I3=$false O=$abc$61454$n7358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.cpu_state[1] I2=$abc$61454$n7360 I3=$false O=$abc$61454$n7359_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$61454$n7361 I1=$abc$61454$n7366 I2=$abc$61454$n7362_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[24] I1=soc.cpu.pcpi_div.pcpi_rd[24] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7361
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[24] I2=$abc$61454$n7363 I3=$false O=$abc$61454$n7362_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.count_instr[56] I1=$abc$61454$n7364 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[56] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7365_1 I3=$false O=$abc$61454$n7364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[24] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[24] O=$abc$61454$n7365_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[24] I2=soc.cpu.instr_timer I3=soc.cpu.timer[24] O=$abc$61454$n7366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7368_1 I1=$abc$61454$n7370 I2=$abc$61454$n7377_1 I3=$false O=$abc$61454$n9840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7369 I3=$abc$61454$n4827 O=$abc$61454$n7368_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[25] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.timer[25] I2=$abc$61454$n7371_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[25] I2=$abc$61454$n7372 I3=$abc$61454$n7373 O=$abc$61454$n7371_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[25] I1=soc.cpu.pcpi_div.pcpi_rd[25] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7372
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[25] I1=soc.cpu.instr_maskirq I2=$abc$61454$n7374_1 I3=$false O=$abc$61454$n7373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=soc.cpu.count_instr[57] I1=$abc$61454$n7375 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7374_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[57] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7376 I3=$false O=$abc$61454$n7375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[25] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[25] O=$abc$61454$n7376
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11029 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[25] O=$abc$61454$n7377_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7379 I1=$abc$61454$n7381 I2=$abc$61454$n7388 I3=$false O=$abc$61454$n9841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7380_1 I3=$abc$61454$n4827 O=$abc$61454$n7379
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[26] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7380_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7385 I1=$abc$61454$n7382 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[26] I2=$abc$61454$n7383_1 I3=$abc$61454$n7384 O=$abc$61454$n7382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[26] I1=soc.cpu.pcpi_div.pcpi_rd[26] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7383_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[26] I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$61454$n7384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.count_instr[58] I1=$abc$61454$n7386_1 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[58] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7387 I3=$false O=$abc$61454$n7386_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[26] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[26] O=$abc$61454$n7387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11030 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[26] O=$abc$61454$n7388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7390 I1=$abc$61454$n7392_1 I2=$abc$61454$n7399 I3=$false O=$abc$61454$n9842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7391 I3=$abc$61454$n4827 O=$abc$61454$n7390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[27] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7391
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7397 I1=$abc$61454$n7398_1 I2=$abc$61454$n7393 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7392_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4059 I1=$abc$61454$n7394 I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[27] O=$abc$61454$n7393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=soc.cpu.count_instr[27] I1=soc.cpu.instr_rdinstr I2=$abc$61454$n7395_1 I3=$false O=$abc$61454$n7394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_instr[59] I1=$abc$61454$n4060 I2=$abc$61454$n7396 I3=$false O=$abc$61454$n7395_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[27] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdcycleh I3=soc.cpu.count_cycle[59] O=$abc$61454$n7396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[27] I1=soc.cpu.pcpi_div.pcpi_rd[27] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[27] I2=soc.cpu.instr_timer I3=soc.cpu.timer[27] O=$abc$61454$n7398_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11031 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[27] O=$abc$61454$n7399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7401_1 I1=$abc$61454$n7403 I2=$abc$61454$n7410_1 I3=$false O=$abc$61454$n9843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7402 I3=$abc$61454$n4827 O=$abc$61454$n7401_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[28] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7407_1 I1=$abc$61454$n7404_1 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7403
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.timer[28] I1=soc.cpu.instr_timer I2=$abc$61454$n7405 I3=$abc$61454$n7406 O=$abc$61454$n7404_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[28] I1=soc.cpu.pcpi_div.pcpi_rd[28] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7405
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[28] I2=$abc$61454$n4061 I3=soc.cpu.cpuregs_rs1[28] O=$abc$61454$n7406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.count_instr[60] I1=$abc$61454$n7408 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7407_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[60] I1=soc.cpu.instr_rdcycleh I2=$abc$61454$n7409 I3=$false O=$abc$61454$n7408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[28] I1=soc.cpu.instr_rdcycle I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[28] O=$abc$61454$n7409
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11032 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[28] O=$abc$61454$n7410_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7412 I1=$abc$61454$n7414 I2=$abc$61454$n7421 I3=$false O=$abc$61454$n9844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7413_1 I3=$abc$61454$n4827 O=$abc$61454$n7412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[29] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7413_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7416_1 I1=$abc$61454$n7415 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[29] I1=soc.cpu.pcpi_div.pcpi_rd[29] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7415
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[29] I2=$abc$61454$n7417 I3=$abc$61454$n7420 O=$abc$61454$n7416_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[61] I1=$abc$61454$n7418 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7417
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[29] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7419_1 I3=$false O=$abc$61454$n7418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[61] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[29] O=$abc$61454$n7419_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[29] I2=soc.cpu.instr_timer I3=soc.cpu.timer[29] O=$abc$61454$n7420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11033 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[29] O=$abc$61454$n7421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7423 I1=$abc$61454$n7425_1 I2=$abc$61454$n7432 I3=$false O=$abc$61454$n9845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7424 I3=$abc$61454$n4827 O=$abc$61454$n7423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[30] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7427 I1=$abc$61454$n7426 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n7425_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[30] I1=soc.cpu.pcpi_div.pcpi_rd[30] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[30] I2=$abc$61454$n7428_1 I3=$abc$61454$n7431_1 O=$abc$61454$n7427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.count_instr[62] I1=$abc$61454$n7429 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7428_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[30] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7430 I3=$false O=$abc$61454$n7429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[62] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[30] O=$abc$61454$n7430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[30] I2=soc.cpu.instr_timer I3=soc.cpu.timer[30] O=$abc$61454$n7431_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11034 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[30] O=$abc$61454$n7432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n7434_1 I1=$abc$61454$n7436 I2=$abc$61454$n7443_1 I3=$false O=$abc$61454$n9846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$61454$n7267 I1=$abc$61454$n7268_1 I2=$abc$61454$n7435 I3=$abc$61454$n4827 O=$abc$61454$n7434_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata[31] I1=$abc$61454$n7270_1 I2=$false I3=$false O=$abc$61454$n7435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n7439 I1=$abc$61454$n7440_1 I2=$abc$61454$n7437_1 I3=soc.cpu.cpu_state[2] O=$abc$61454$n7436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4061 I1=soc.cpu.cpuregs_rs1[31] I2=$abc$61454$n7438 I3=$false O=$abc$61454$n7437_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[31] I2=soc.cpu.instr_timer I3=soc.cpu.timer[31] O=$abc$61454$n7438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.pcpi_rd[31] I1=soc.cpu.pcpi_div.pcpi_rd[31] I2=soc.cpu.pcpi_div.pcpi_wr I3=$abc$61454$n4058 O=$abc$61454$n7439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.count_instr[63] I1=$abc$61454$n7441 I2=$abc$61454$n4060 I3=soc.cpu.instr_rdinstrh O=$abc$61454$n7440_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=soc.cpu.count_cycle[31] I1=soc.cpu.instr_rdcycle I2=$abc$61454$n7442 I3=$false O=$abc$61454$n7441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.count_cycle[63] I1=soc.cpu.instr_rdcycleh I2=soc.cpu.instr_rdinstr I3=soc.cpu.count_instr[31] O=$abc$61454$n7442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$61454$n11035 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[31] O=$abc$61454$n7443_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n4852_1 I1=$abc$61454$n9847 I2=$abc$61454$n7445 I3=$false O=$abc$61454$n9848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=pin_2 I1=$abc$61454$n7771 I2=soc.simpleuart.recv_state[0] I3=$abc$61454$n4853 O=$abc$61454$n7445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$61454$n4850 I1=$abc$61454$n4681 I2=$abc$61454$n7447 I3=$false O=$abc$61454$n9850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n7771 I1=soc.simpleuart.recv_state[0] I2=soc.simpleuart.recv_state[1] I3=$abc$61454$n4853 O=$abc$61454$n7447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n4852_1 I1=$abc$61454$n9851 I2=$false I3=$false O=$abc$61454$n9852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n4853 I1=$abc$61454$n9853 I2=$abc$61454$n4681 I3=$abc$61454$n4850 O=$abc$61454$n9854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7780 I2=$false I3=$false O=$abc$61454$n9855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4681 I1=$abc$61454$n4852_1 I2=$abc$61454$n7452 I3=$false O=$abc$61454$n7451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$61454$n7771 I1=$abc$61454$n4853 I2=soc.simpleuart.recv_state[0] I3=$abc$61454$n4850 O=$abc$61454$n7452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$61454$n7451 I1=soc.simpleuart.recv_divcnt[1] I2=soc.simpleuart.recv_divcnt[0] I3=$false O=$abc$61454$n9856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7784 I2=$false I3=$false O=$abc$61454$n9857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7786 I2=$false I3=$false O=$abc$61454$n9858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7788 I2=$false I3=$false O=$abc$61454$n9859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7790 I2=$false I3=$false O=$abc$61454$n9860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7792 I2=$false I3=$false O=$abc$61454$n9861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7794 I2=$false I3=$false O=$abc$61454$n9862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7796 I2=$false I3=$false O=$abc$61454$n9863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7798 I2=$false I3=$false O=$abc$61454$n9864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7800 I2=$false I3=$false O=$abc$61454$n9865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7802 I2=$false I3=$false O=$abc$61454$n9866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7804 I2=$false I3=$false O=$abc$61454$n9867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7806 I2=$false I3=$false O=$abc$61454$n9868
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7808 I2=$false I3=$false O=$abc$61454$n9869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7810 I2=$false I3=$false O=$abc$61454$n9870
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7812 I2=$false I3=$false O=$abc$61454$n9871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7814 I2=$false I3=$false O=$abc$61454$n9872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7816 I2=$false I3=$false O=$abc$61454$n9873
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7818 I2=$false I3=$false O=$abc$61454$n9874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7820 I2=$false I3=$false O=$abc$61454$n9875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7822 I2=$false I3=$false O=$abc$61454$n9876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7824 I2=$false I3=$false O=$abc$61454$n9877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7826 I2=$false I3=$false O=$abc$61454$n9878
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7828 I2=$false I3=$false O=$abc$61454$n9879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7830 I2=$false I3=$false O=$abc$61454$n9880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7832 I2=$false I3=$false O=$abc$61454$n9881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7834 I2=$false I3=$false O=$abc$61454$n9882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7836 I2=$false I3=$false O=$abc$61454$n9883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7838 I2=$false I3=$false O=$abc$61454$n9884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7840 I2=$false I3=$false O=$abc$61454$n9885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n7451 I1=$abc$61454$n7842 I2=$false I3=$false O=$abc$61454$n9886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$61454$n4607_1 I1=$abc$61454$n7485 I2=$abc$61454$n4295 I3=$false O=$abc$61454$n9895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$61454$n4494 I1=$abc$61454$n4920 I2=$abc$61454$n4923 I3=$false O=$abc$61454$n7485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n5800 I1=soc.cpu.mem_wstrb[0] I2=$false I3=$false O=soc.memory.wen[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5800 I1=soc.cpu.mem_wstrb[1] I2=$false I3=$false O=soc.memory.wen[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5800 I1=soc.cpu.mem_wstrb[2] I2=$false I3=$false O=soc.memory.wen[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$61454$n5800 I1=soc.cpu.mem_wstrb[3] I2=$false I3=$false O=soc.memory.wen[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[29] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[29] I3=soc.cpu.pcpi_mul.rdx[29] O=$abc$61454$n10197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[28] I1=soc.cpu.pcpi_mul.rdx[28] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[28] O=$abc$61454$n10199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10197 I1=$abc$61454$n10199 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[49] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[49] I3=soc.cpu.pcpi_mul.rdx[49] O=$abc$61454$n10201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[48] I1=soc.cpu.pcpi_mul.rdx[48] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[48] O=$abc$61454$n10203
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10201 I1=$abc$61454$n10203 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[49]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[57] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[57] I3=soc.cpu.pcpi_mul.rdx[57] O=$abc$61454$n10205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[56] I1=soc.cpu.pcpi_mul.rdx[56] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[56] O=$abc$61454$n10207
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10205 I1=$abc$61454$n10207 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[57]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[45] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[45] I3=soc.cpu.pcpi_mul.rdx[45] O=$abc$61454$n10209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[44] I1=soc.cpu.pcpi_mul.rdx[44] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[44] O=$abc$61454$n10211
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10209 I1=$abc$61454$n10211 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[45]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[53] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[53] I3=soc.cpu.pcpi_mul.rdx[53] O=$abc$61454$n10213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[52] I1=soc.cpu.pcpi_mul.rdx[52] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[52] O=$abc$61454$n10215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10213 I1=$abc$61454$n10215 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[53]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[41] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[41] I3=soc.cpu.pcpi_mul.rdx[41] O=$abc$61454$n10217
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[40] I1=soc.cpu.pcpi_mul.rdx[40] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[40] O=$abc$61454$n10219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10217 I1=$abc$61454$n10219 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[41]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[61] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[61] I3=soc.cpu.pcpi_mul.rdx[61] O=$abc$61454$n10221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[60] I1=soc.cpu.pcpi_mul.rdx[60] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[60] O=$abc$61454$n10223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10221 I1=$abc$61454$n10223 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[61]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[37] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[37] I3=soc.cpu.pcpi_mul.rdx[37] O=$abc$61454$n10225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[36] I1=soc.cpu.pcpi_mul.rdx[36] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[36] O=$abc$61454$n10227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10225 I1=$abc$61454$n10227 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[37]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[17] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[17] I3=soc.cpu.pcpi_mul.rdx[17] O=$abc$61454$n10229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[16] I1=soc.cpu.pcpi_mul.rdx[16] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[16] O=$abc$61454$n10231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10229 I1=$abc$61454$n10231 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[33] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[33] I3=soc.cpu.pcpi_mul.rdx[33] O=$abc$61454$n10233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[32] I1=soc.cpu.pcpi_mul.rdx[32] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[32] O=$abc$61454$n10235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10233 I1=$abc$61454$n10235 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[33]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[1] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[1] I3=soc.cpu.pcpi_mul.rdx[1] O=$abc$61454$n10237
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[0] I1=soc.cpu.pcpi_mul.rdx[0] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[0] O=$abc$61454$n10239
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10237 I1=$abc$61454$n10239 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[13] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[13] I3=soc.cpu.pcpi_mul.rdx[13] O=$abc$61454$n10241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[12] I1=soc.cpu.pcpi_mul.rdx[12] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[12] O=$abc$61454$n10243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10241 I1=$abc$61454$n10243 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[25] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[25] I3=soc.cpu.pcpi_mul.rdx[25] O=$abc$61454$n10245
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[24] I1=soc.cpu.pcpi_mul.rdx[24] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[24] O=$abc$61454$n10247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10245 I1=$abc$61454$n10247 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[5] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[5] I3=soc.cpu.pcpi_mul.rdx[5] O=$abc$61454$n10249
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[4] I1=soc.cpu.pcpi_mul.rdx[4] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[4] O=$abc$61454$n10251
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10249 I1=$abc$61454$n10251 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[21] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[21] I3=soc.cpu.pcpi_mul.rdx[21] O=$abc$61454$n10253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[20] I1=soc.cpu.pcpi_mul.rdx[20] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[20] O=$abc$61454$n10255
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10253 I1=$abc$61454$n10255 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[9] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[9] I3=soc.cpu.pcpi_mul.rdx[9] O=$abc$61454$n10257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[8] I1=soc.cpu.pcpi_mul.rdx[8] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[8] O=$abc$61454$n10259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$61454$n10257 I1=$abc$61454$n10259 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_mask[3] I2=$false I3=$false O=$abc$61454$n10634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.irq_mask[4] I2=$false I3=$false O=$abc$61454$n10635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=$false I3=$false O=$abc$61454$n10636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=soc.cpu.irq_mask[6] I2=$false I3=$false O=$abc$61454$n10637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_mask[7] I2=$false I3=$false O=$abc$61454$n10638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_mask[8] I2=$false I3=$false O=$abc$61454$n10639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=soc.cpu.irq_mask[9] I2=$false I3=$false O=$abc$61454$n10640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=soc.cpu.irq_mask[10] I2=$false I3=$false O=$abc$61454$n10641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_mask[11] I2=$false I3=$false O=$abc$61454$n10642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=soc.cpu.irq_mask[12] I2=$false I3=$false O=$abc$61454$n10643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=soc.cpu.irq_mask[13] I2=$false I3=$false O=$abc$61454$n10644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=soc.cpu.irq_mask[14] I2=$false I3=$false O=$abc$61454$n10645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_mask[15] I2=$false I3=$false O=$abc$61454$n10646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.irq_mask[16] I2=$false I3=$false O=$abc$61454$n10647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=soc.cpu.irq_mask[17] I2=$false I3=$false O=$abc$61454$n10648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=soc.cpu.irq_mask[18] I2=$false I3=$false O=$abc$61454$n10649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_mask[19] I2=$false I3=$false O=$abc$61454$n10650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=soc.cpu.irq_mask[20] I2=$false I3=$false O=$abc$61454$n10651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=soc.cpu.irq_mask[21] I2=$false I3=$false O=$abc$61454$n10652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=soc.cpu.irq_mask[22] I2=$false I3=$false O=$abc$61454$n10653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_mask[23] I2=$false I3=$false O=$abc$61454$n10654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=$false I3=$false O=$abc$61454$n10655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=soc.cpu.irq_mask[25] I2=$false I3=$false O=$abc$61454$n10656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=soc.cpu.irq_mask[26] I2=$false I3=$false O=$abc$61454$n10657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_mask[27] I2=$false I3=$false O=$abc$61454$n10658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=soc.cpu.irq_mask[28] I2=$false I3=$false O=$abc$61454$n10659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=soc.cpu.irq_mask[29] I2=$false I3=$false O=$abc$61454$n10660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=soc.cpu.irq_mask[30] I2=$false I3=$false O=$abc$61454$n10661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_mask[31] I2=$false I3=$false O=$abc$61454$n10662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[0] I1=soc.cpu.pcpi_div.quotient[0] I2=$false I3=$false O=$abc$61454$n10749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[1] I1=soc.cpu.pcpi_div.quotient[1] I2=$false I3=$false O=$abc$61454$n10750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[2] I1=soc.cpu.pcpi_div.quotient[2] I2=$false I3=$false O=$abc$61454$n10751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[3] I1=soc.cpu.pcpi_div.quotient[3] I2=$false I3=$false O=$abc$61454$n10752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[4] I1=soc.cpu.pcpi_div.quotient[4] I2=$false I3=$false O=$abc$61454$n10753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[5] I1=soc.cpu.pcpi_div.quotient[5] I2=$false I3=$false O=$abc$61454$n10754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[6] I1=soc.cpu.pcpi_div.quotient[6] I2=$false I3=$false O=$abc$61454$n10755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[7] I1=soc.cpu.pcpi_div.quotient[7] I2=$false I3=$false O=$abc$61454$n10756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[8] I1=soc.cpu.pcpi_div.quotient[8] I2=$false I3=$false O=$abc$61454$n10757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[9] I1=soc.cpu.pcpi_div.quotient[9] I2=$false I3=$false O=$abc$61454$n10758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[10] I1=soc.cpu.pcpi_div.quotient[10] I2=$false I3=$false O=$abc$61454$n10759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[11] I1=soc.cpu.pcpi_div.quotient[11] I2=$false I3=$false O=$abc$61454$n10760
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[12] I1=soc.cpu.pcpi_div.quotient[12] I2=$false I3=$false O=$abc$61454$n10761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[13] I1=soc.cpu.pcpi_div.quotient[13] I2=$false I3=$false O=$abc$61454$n10762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[14] I1=soc.cpu.pcpi_div.quotient[14] I2=$false I3=$false O=$abc$61454$n10763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[15] I1=soc.cpu.pcpi_div.quotient[15] I2=$false I3=$false O=$abc$61454$n10764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[16] I1=soc.cpu.pcpi_div.quotient[16] I2=$false I3=$false O=$abc$61454$n10765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[17] I1=soc.cpu.pcpi_div.quotient[17] I2=$false I3=$false O=$abc$61454$n10766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[18] I1=soc.cpu.pcpi_div.quotient[18] I2=$false I3=$false O=$abc$61454$n10767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[19] I1=soc.cpu.pcpi_div.quotient[19] I2=$false I3=$false O=$abc$61454$n10768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[20] I1=soc.cpu.pcpi_div.quotient[20] I2=$false I3=$false O=$abc$61454$n10769
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[21] I1=soc.cpu.pcpi_div.quotient[21] I2=$false I3=$false O=$abc$61454$n10770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[22] I1=soc.cpu.pcpi_div.quotient[22] I2=$false I3=$false O=$abc$61454$n10771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[23] I1=soc.cpu.pcpi_div.quotient[23] I2=$false I3=$false O=$abc$61454$n10772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[24] I1=soc.cpu.pcpi_div.quotient[24] I2=$false I3=$false O=$abc$61454$n10773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[25] I1=soc.cpu.pcpi_div.quotient[25] I2=$false I3=$false O=$abc$61454$n10774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[26] I1=soc.cpu.pcpi_div.quotient[26] I2=$false I3=$false O=$abc$61454$n10775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[27] I1=soc.cpu.pcpi_div.quotient[27] I2=$false I3=$false O=$abc$61454$n10776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[28] I1=soc.cpu.pcpi_div.quotient[28] I2=$false I3=$false O=$abc$61454$n10777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[29] I1=soc.cpu.pcpi_div.quotient[29] I2=$false I3=$false O=$abc$61454$n10778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[30] I1=soc.cpu.pcpi_div.quotient[30] I2=$false I3=$false O=$abc$61454$n10779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient_msk[31] I1=soc.cpu.pcpi_div.quotient[31] I2=$false I3=$false O=$abc$61454$n10780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.latched_stalu I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[3] I3=$false O=$abc$61454$n10911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[29] I1=soc.cpu.pcpi_mul.rdx[29] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[29] O=$abc$61454$n11040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[30] I1=soc.cpu.pcpi_mul.rdx[30] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[30] O=$abc$61454$n11043
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[31] I1=soc.cpu.pcpi_mul.rdx[31] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[31] O=$abc$61454$n11046
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[28] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[28] I3=soc.cpu.pcpi_mul.rdx[28] O=$abc$61454$n11048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[30] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[30] I3=soc.cpu.pcpi_mul.rdx[30] O=$abc$61454$n11051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[31] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[31] I3=soc.cpu.pcpi_mul.rdx[31] O=$abc$61454$n11053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[13] I1=soc.cpu.pcpi_mul.rdx[13] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[13] O=$abc$61454$n11062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[14] I1=soc.cpu.pcpi_mul.rdx[14] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[14] O=$abc$61454$n11065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[15] I1=soc.cpu.pcpi_mul.rdx[15] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[15] O=$abc$61454$n11068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[12] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[12] I3=soc.cpu.pcpi_mul.rdx[12] O=$abc$61454$n11070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[14] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[14] I3=soc.cpu.pcpi_mul.rdx[14] O=$abc$61454$n11073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[15] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[15] I3=soc.cpu.pcpi_mul.rdx[15] O=$abc$61454$n11075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[61] I1=soc.cpu.pcpi_mul.rdx[61] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[61] O=$abc$61454$n11084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[62] I1=soc.cpu.pcpi_mul.rdx[62] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[62] O=$abc$61454$n11087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[60] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[60] I3=soc.cpu.pcpi_mul.rdx[60] O=$abc$61454$n11089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[62] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[62] I3=soc.cpu.pcpi_mul.rdx[62] O=$abc$61454$n11092
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs1[0] I1=soc.cpu.pcpi_mul.rs2[63] I2=soc.cpu.pcpi_mul.rd[63] I3=soc.cpu.pcpi_mul.rdx[63] O=$abc$61454$n11094
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[41] I1=soc.cpu.pcpi_mul.rdx[41] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[41] O=$abc$61454$n11103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[42] I1=soc.cpu.pcpi_mul.rdx[42] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[42] O=$abc$61454$n11106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[43] I1=soc.cpu.pcpi_mul.rdx[43] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[43] O=$abc$61454$n11109
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[40] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[40] I3=soc.cpu.pcpi_mul.rdx[40] O=$abc$61454$n11111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[42] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[42] I3=soc.cpu.pcpi_mul.rdx[42] O=$abc$61454$n11114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[43] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[43] I3=soc.cpu.pcpi_mul.rdx[43] O=$abc$61454$n11116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[53] I1=soc.cpu.pcpi_mul.rdx[53] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[53] O=$abc$61454$n11125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[54] I1=soc.cpu.pcpi_mul.rdx[54] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[54] O=$abc$61454$n11128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[55] I1=soc.cpu.pcpi_mul.rdx[55] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[55] O=$abc$61454$n11131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[52] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[52] I3=soc.cpu.pcpi_mul.rdx[52] O=$abc$61454$n11133
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[54] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[54] I3=soc.cpu.pcpi_mul.rdx[54] O=$abc$61454$n11136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[55] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[55] I3=soc.cpu.pcpi_mul.rdx[55] O=$abc$61454$n11138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[45] I1=soc.cpu.pcpi_mul.rdx[45] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[45] O=$abc$61454$n11147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[46] I1=soc.cpu.pcpi_mul.rdx[46] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[46] O=$abc$61454$n11150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[47] I1=soc.cpu.pcpi_mul.rdx[47] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[47] O=$abc$61454$n11153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[44] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[44] I3=soc.cpu.pcpi_mul.rdx[44] O=$abc$61454$n11155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[46] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[46] I3=soc.cpu.pcpi_mul.rdx[46] O=$abc$61454$n11158
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[47] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[47] I3=soc.cpu.pcpi_mul.rdx[47] O=$abc$61454$n11160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[57] I1=soc.cpu.pcpi_mul.rdx[57] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[57] O=$abc$61454$n11169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[58] I1=soc.cpu.pcpi_mul.rdx[58] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[58] O=$abc$61454$n11172
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[59] I1=soc.cpu.pcpi_mul.rdx[59] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[59] O=$abc$61454$n11175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[56] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[56] I3=soc.cpu.pcpi_mul.rdx[56] O=$abc$61454$n11177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[58] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[58] I3=soc.cpu.pcpi_mul.rdx[58] O=$abc$61454$n11180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[59] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[59] I3=soc.cpu.pcpi_mul.rdx[59] O=$abc$61454$n11182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[9] I1=soc.cpu.pcpi_mul.rdx[9] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[9] O=$abc$61454$n11191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[10] I1=soc.cpu.pcpi_mul.rdx[10] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[10] O=$abc$61454$n11194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[11] I1=soc.cpu.pcpi_mul.rdx[11] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[11] O=$abc$61454$n11197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[8] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[8] I3=soc.cpu.pcpi_mul.rdx[8] O=$abc$61454$n11199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[10] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[10] I3=soc.cpu.pcpi_mul.rdx[10] O=$abc$61454$n11202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[11] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[11] I3=soc.cpu.pcpi_mul.rdx[11] O=$abc$61454$n11204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[21] I1=soc.cpu.pcpi_mul.rdx[21] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[21] O=$abc$61454$n11213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[22] I1=soc.cpu.pcpi_mul.rdx[22] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[22] O=$abc$61454$n11216
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[23] I1=soc.cpu.pcpi_mul.rdx[23] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[23] O=$abc$61454$n11219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[20] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[20] I3=soc.cpu.pcpi_mul.rdx[20] O=$abc$61454$n11221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[22] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[22] I3=soc.cpu.pcpi_mul.rdx[22] O=$abc$61454$n11224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[23] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[23] I3=soc.cpu.pcpi_mul.rdx[23] O=$abc$61454$n11226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[5] I1=soc.cpu.pcpi_mul.rdx[5] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[5] O=$abc$61454$n11235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[6] I1=soc.cpu.pcpi_mul.rdx[6] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[6] O=$abc$61454$n11238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[7] I1=soc.cpu.pcpi_mul.rdx[7] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[7] O=$abc$61454$n11241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[4] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[4] I3=soc.cpu.pcpi_mul.rdx[4] O=$abc$61454$n11243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[6] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[6] I3=soc.cpu.pcpi_mul.rdx[6] O=$abc$61454$n11246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[7] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[7] I3=soc.cpu.pcpi_mul.rdx[7] O=$abc$61454$n11248
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[25] I1=soc.cpu.pcpi_mul.rdx[25] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[25] O=$abc$61454$n11257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[26] I1=soc.cpu.pcpi_mul.rdx[26] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[26] O=$abc$61454$n11260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[27] I1=soc.cpu.pcpi_mul.rdx[27] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[27] O=$abc$61454$n11263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[24] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[24] I3=soc.cpu.pcpi_mul.rdx[24] O=$abc$61454$n11265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[26] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[26] I3=soc.cpu.pcpi_mul.rdx[26] O=$abc$61454$n11268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[27] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[27] I3=soc.cpu.pcpi_mul.rdx[27] O=$abc$61454$n11270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[49] I1=soc.cpu.pcpi_mul.rdx[49] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[49] O=$abc$61454$n11279
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[50] I1=soc.cpu.pcpi_mul.rdx[50] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[50] O=$abc$61454$n11282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[51] I1=soc.cpu.pcpi_mul.rdx[51] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[51] O=$abc$61454$n11285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[48] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[48] I3=soc.cpu.pcpi_mul.rdx[48] O=$abc$61454$n11287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[50] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[50] I3=soc.cpu.pcpi_mul.rdx[50] O=$abc$61454$n11290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[51] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[51] I3=soc.cpu.pcpi_mul.rdx[51] O=$abc$61454$n11292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[1] I1=soc.cpu.pcpi_mul.rdx[1] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[1] O=$abc$61454$n11301
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[2] I1=soc.cpu.pcpi_mul.rdx[2] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[2] O=$abc$61454$n11304
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[3] I1=soc.cpu.pcpi_mul.rdx[3] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[3] O=$abc$61454$n11307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[0] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[0] I3=soc.cpu.pcpi_mul.rdx[0] O=$abc$61454$n11309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[2] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[2] I3=soc.cpu.pcpi_mul.rdx[2] O=$abc$61454$n11312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[3] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[3] I3=soc.cpu.pcpi_mul.rdx[3] O=$abc$61454$n11314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[33] I1=soc.cpu.pcpi_mul.rdx[33] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[33] O=$abc$61454$n11323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[34] I1=soc.cpu.pcpi_mul.rdx[34] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[34] O=$abc$61454$n11326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[35] I1=soc.cpu.pcpi_mul.rdx[35] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[35] O=$abc$61454$n11329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[32] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[32] I3=soc.cpu.pcpi_mul.rdx[32] O=$abc$61454$n11331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[34] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[34] I3=soc.cpu.pcpi_mul.rdx[34] O=$abc$61454$n11334
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[35] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[35] I3=soc.cpu.pcpi_mul.rdx[35] O=$abc$61454$n11336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[17] I1=soc.cpu.pcpi_mul.rdx[17] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[17] O=$abc$61454$n11345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[18] I1=soc.cpu.pcpi_mul.rdx[18] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[18] O=$abc$61454$n11348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[19] I1=soc.cpu.pcpi_mul.rdx[19] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[19] O=$abc$61454$n11351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[16] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[16] I3=soc.cpu.pcpi_mul.rdx[16] O=$abc$61454$n11353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[18] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[18] I3=soc.cpu.pcpi_mul.rdx[18] O=$abc$61454$n11356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[19] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[19] I3=soc.cpu.pcpi_mul.rdx[19] O=$abc$61454$n11358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[37] I1=soc.cpu.pcpi_mul.rdx[37] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[37] O=$abc$61454$n11367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[38] I1=soc.cpu.pcpi_mul.rdx[38] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[38] O=$abc$61454$n11370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rd[39] I1=soc.cpu.pcpi_mul.rdx[39] I2=soc.cpu.pcpi_mul.rs1[0] I3=soc.cpu.pcpi_mul.rs2[39] O=$abc$61454$n11373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[36] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[36] I3=soc.cpu.pcpi_mul.rdx[36] O=$abc$61454$n11375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[38] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[38] I3=soc.cpu.pcpi_mul.rdx[38] O=$abc$61454$n11378
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.rs2[39] I1=soc.cpu.pcpi_mul.rs1[0] I2=soc.cpu.pcpi_mul.rd[39] I3=soc.cpu.pcpi_mul.rdx[39] O=$abc$61454$n11380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$61454$n1 I1=$false I2=$false I3=$false O=$abc$61454$n0
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.start I1=$false I2=$false I3=$false O=$abc$61454$n9
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_waiting I1=$false I2=$false I3=$false O=$abc$61454$n13
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.spimemio.xfer_resetn I1=$false I2=$false I3=$false O=$abc$61454$n15
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=resetn I1=$false I2=$false I3=$false O=$abc$61454$n17
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[62] I1=$false I2=$false I3=$false O=$abc$61454$n266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[61] I1=$false I2=$false I3=$false O=$abc$61454$n267
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[60] I1=$false I2=$false I3=$false O=$abc$61454$n269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[59] I1=$false I2=$false I3=$false O=$abc$61454$n270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[58] I1=$false I2=$false I3=$false O=$abc$61454$n272
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[57] I1=$false I2=$false I3=$false O=$abc$61454$n273
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[56] I1=$false I2=$false I3=$false O=$abc$61454$n275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[55] I1=$false I2=$false I3=$false O=$abc$61454$n276
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[54] I1=$false I2=$false I3=$false O=$abc$61454$n278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[53] I1=$false I2=$false I3=$false O=$abc$61454$n279
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[52] I1=$false I2=$false I3=$false O=$abc$61454$n281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[51] I1=$false I2=$false I3=$false O=$abc$61454$n282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[50] I1=$false I2=$false I3=$false O=$abc$61454$n284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[49] I1=$false I2=$false I3=$false O=$abc$61454$n285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[48] I1=$false I2=$false I3=$false O=$abc$61454$n287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[47] I1=$false I2=$false I3=$false O=$abc$61454$n288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[46] I1=$false I2=$false I3=$false O=$abc$61454$n290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[45] I1=$false I2=$false I3=$false O=$abc$61454$n291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[44] I1=$false I2=$false I3=$false O=$abc$61454$n293
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[43] I1=$false I2=$false I3=$false O=$abc$61454$n294
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[42] I1=$false I2=$false I3=$false O=$abc$61454$n296
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[41] I1=$false I2=$false I3=$false O=$abc$61454$n297
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[40] I1=$false I2=$false I3=$false O=$abc$61454$n299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[39] I1=$false I2=$false I3=$false O=$abc$61454$n300
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[38] I1=$false I2=$false I3=$false O=$abc$61454$n302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[37] I1=$false I2=$false I3=$false O=$abc$61454$n303
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[36] I1=$false I2=$false I3=$false O=$abc$61454$n305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[35] I1=$false I2=$false I3=$false O=$abc$61454$n306
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[34] I1=$false I2=$false I3=$false O=$abc$61454$n308
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[33] I1=$false I2=$false I3=$false O=$abc$61454$n309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[32] I1=$false I2=$false I3=$false O=$abc$61454$n311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=$false I2=$false I3=$false O=$abc$61454$n454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=$false I2=$false I3=$false O=$abc$61454$n456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$false I2=$false I3=$false O=$abc$61454$n457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=$false I2=$false I3=$false O=$abc$61454$n535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[30] I1=$false I2=$false I3=$false O=$abc$61454$n536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[29] I1=$false I2=$false I3=$false O=$abc$61454$n538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[28] I1=$false I2=$false I3=$false O=$abc$61454$n539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=$false I2=$false I3=$false O=$abc$61454$n541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=$false I2=$false I3=$false O=$abc$61454$n542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=$false I2=$false I3=$false O=$abc$61454$n543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$false I2=$false I3=$false O=$abc$61454$n545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[22] I1=$false I2=$false I3=$false O=$abc$61454$n546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=$false I2=$false I3=$false O=$abc$61454$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=$false I2=$false I3=$false O=$abc$61454$n549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=$false I2=$false I3=$false O=$abc$61454$n551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=$false I2=$false I3=$false O=$abc$61454$n552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$false I2=$false I3=$false O=$abc$61454$n554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$false I2=$false I3=$false O=$abc$61454$n555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=$false I2=$false I3=$false O=$abc$61454$n557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[14] I1=$false I2=$false I3=$false O=$abc$61454$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=$false I2=$false I3=$false O=$abc$61454$n561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=$false I2=$false I3=$false O=$abc$61454$n562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$false I2=$false I3=$false O=$abc$61454$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=$false I2=$false I3=$false O=$abc$61454$n565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=$false I2=$false I3=$false O=$abc$61454$n567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[6] I1=$false I2=$false I3=$false O=$abc$61454$n568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[5] I1=$false I2=$false I3=$false O=$abc$61454$n570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=$false I2=$false I3=$false O=$abc$61454$n571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$false I2=$false I3=$false O=$abc$61454$n573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$false I2=$false I3=$false O=$abc$61454$n574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[1] I1=$false I2=$false I3=$false O=$abc$61454$n576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[0] I1=$false I2=$false I3=$false O=$abc$61454$n577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$61454$n4532 I1=$false I2=$false I3=$false O=$abc$61454$n4533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.spimemio.xfer.flash_clk I1=$false I2=$false I3=$false O=$abc$61454$n5789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[1] I1=$false I2=$false I3=$false O=$abc$61454$n7918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.spimemio.jump I1=$false I2=$false I3=$false O=$abc$61454$n8139
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.spimemio.state[2] I1=$false I2=$false I3=$false O=$abc$61454$n8144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.count_cycle[1] I1=$false I2=$false I3=$false O=$abc$61454$n10179
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.count_instr[1] I1=$false I2=$false I3=$false O=$abc$61454$n10183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_timeout_counter[1] I1=$false I2=$false I3=$false O=$abc$61454$n10184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=$false I2=$false I3=$false O=$abc$61454$n10186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$false I2=$false I3=$false O=$abc$61454$n10187
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[1] I1=$false I2=$false I3=$false O=$abc$61454$n10188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[1] I1=$false I2=$false I3=$false O=$abc$61454$n10189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[1] I1=$false I2=$false I3=$false O=$abc$61454$n10192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$false I2=$false I3=$false O=$abc$61454$n10196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.cpuregs.wen I1=$false I2=$false I3=$false O=$abc$61454$n10281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[31] I1=$false I2=$false I3=$false O=$abc$61454$n10345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.latched_compr I1=$false I2=$false I3=$false O=$abc$61454$n10346
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$false I2=$false I3=$false O=$abc$61454$n10347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[7] I1=$false I2=$false I3=$false O=$abc$61454$n10349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[8] I1=$false I2=$false I3=$false O=$abc$61454$n10351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[9] I1=$false I2=$false I3=$false O=$abc$61454$n10353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[10] I1=$false I2=$false I3=$false O=$abc$61454$n10355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[11] I1=$false I2=$false I3=$false O=$abc$61454$n10357
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[12] I1=$false I2=$false I3=$false O=$abc$61454$n10359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[18] I1=$false I2=$false I3=$false O=$abc$61454$n10361
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[19] I1=$false I2=$false I3=$false O=$abc$61454$n10363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[20] I1=$false I2=$false I3=$false O=$abc$61454$n10365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[23] I1=$false I2=$false I3=$false O=$abc$61454$n10367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[24] I1=$false I2=$false I3=$false O=$abc$61454$n10369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[25] I1=$false I2=$false I3=$false O=$abc$61454$n10371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[0] I1=$false I2=$false I3=$false O=$abc$61454$n10373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[1] I1=$false I2=$false I3=$false O=$abc$61454$n10375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[2] I1=$false I2=$false I3=$false O=$abc$61454$n10377
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[3] I1=$false I2=$false I3=$false O=$abc$61454$n10379
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[4] I1=$false I2=$false I3=$false O=$abc$61454$n10381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[5] I1=$false I2=$false I3=$false O=$abc$61454$n10383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[6] I1=$false I2=$false I3=$false O=$abc$61454$n10385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[7] I1=$false I2=$false I3=$false O=$abc$61454$n10387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[8] I1=$false I2=$false I3=$false O=$abc$61454$n10389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[9] I1=$false I2=$false I3=$false O=$abc$61454$n10391
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[10] I1=$false I2=$false I3=$false O=$abc$61454$n10393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[11] I1=$false I2=$false I3=$false O=$abc$61454$n10395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[12] I1=$false I2=$false I3=$false O=$abc$61454$n10397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[13] I1=$false I2=$false I3=$false O=$abc$61454$n10399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[14] I1=$false I2=$false I3=$false O=$abc$61454$n10401
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[15] I1=$false I2=$false I3=$false O=$abc$61454$n10403
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[16] I1=$false I2=$false I3=$false O=$abc$61454$n10405
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[17] I1=$false I2=$false I3=$false O=$abc$61454$n10407
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[18] I1=$false I2=$false I3=$false O=$abc$61454$n10409
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[19] I1=$false I2=$false I3=$false O=$abc$61454$n10411
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[20] I1=$false I2=$false I3=$false O=$abc$61454$n10413
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[21] I1=$false I2=$false I3=$false O=$abc$61454$n10415
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[22] I1=$false I2=$false I3=$false O=$abc$61454$n10417
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[23] I1=$false I2=$false I3=$false O=$abc$61454$n10419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[24] I1=$false I2=$false I3=$false O=$abc$61454$n10421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[25] I1=$false I2=$false I3=$false O=$abc$61454$n10423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[26] I1=$false I2=$false I3=$false O=$abc$61454$n10425
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[27] I1=$false I2=$false I3=$false O=$abc$61454$n10427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[28] I1=$false I2=$false I3=$false O=$abc$61454$n10429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[29] I1=$false I2=$false I3=$false O=$abc$61454$n10431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[30] I1=$false I2=$false I3=$false O=$abc$61454$n10433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[31] I1=$false I2=$false I3=$false O=$abc$61454$n10435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=$false I2=$false I3=$false O=$abc$61454$n10436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=$false I2=$false I3=$false O=$abc$61454$n10437
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=$false I2=$false I3=$false O=$abc$61454$n10438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=$false I2=$false I3=$false O=$abc$61454$n10439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=$false I2=$false I3=$false O=$abc$61454$n10440
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=$false I2=$false I3=$false O=$abc$61454$n10441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=$false I2=$false I3=$false O=$abc$61454$n10442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$false I2=$false I3=$false O=$abc$61454$n10443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[8] I1=$false I2=$false I3=$false O=$abc$61454$n10444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=$false I2=$false I3=$false O=$abc$61454$n10445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=$false I2=$false I3=$false O=$abc$61454$n10446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=$false I2=$false I3=$false O=$abc$61454$n10447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[12] I1=$false I2=$false I3=$false O=$abc$61454$n10448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[13] I1=$false I2=$false I3=$false O=$abc$61454$n10449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[14] I1=$false I2=$false I3=$false O=$abc$61454$n10450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=$false I2=$false I3=$false O=$abc$61454$n10451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=$false I2=$false I3=$false O=$abc$61454$n10452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=$false I2=$false I3=$false O=$abc$61454$n10453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=$false I2=$false I3=$false O=$abc$61454$n10454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=$false I2=$false I3=$false O=$abc$61454$n10455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=$false I2=$false I3=$false O=$abc$61454$n10456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[21] I1=$false I2=$false I3=$false O=$abc$61454$n10457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=$false I2=$false I3=$false O=$abc$61454$n10458
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=$false I2=$false I3=$false O=$abc$61454$n10459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[24] I1=$false I2=$false I3=$false O=$abc$61454$n10460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[25] I1=$false I2=$false I3=$false O=$abc$61454$n10461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=$false I2=$false I3=$false O=$abc$61454$n10462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=$false I2=$false I3=$false O=$abc$61454$n10463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=$false I2=$false I3=$false O=$abc$61454$n10464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=$false I2=$false I3=$false O=$abc$61454$n10465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[30] I1=$false I2=$false I3=$false O=$abc$61454$n10466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$false I2=$false I3=$false O=$abc$61454$n10467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.compressed_instr I1=$false I2=$false I3=$false O=$abc$61454$n10468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$false I2=$false I3=$false O=$abc$61454$n10469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$false I2=$false I3=$false O=$abc$61454$n10470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$false I2=$false I3=$false O=$abc$61454$n10471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$false I2=$false I3=$false O=$abc$61454$n10472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$false I2=$false I3=$false O=$abc$61454$n10473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$false I2=$false I3=$false O=$abc$61454$n10474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$false I2=$false I3=$false O=$abc$61454$n10475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$false I2=$false I3=$false O=$abc$61454$n10476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$false I2=$false I3=$false O=$abc$61454$n10477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$false I2=$false I3=$false O=$abc$61454$n10478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$false I2=$false I3=$false O=$abc$61454$n10479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$false I2=$false I3=$false O=$abc$61454$n10480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$false I2=$false I3=$false O=$abc$61454$n10481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$false I2=$false I3=$false O=$abc$61454$n10482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$false I2=$false I3=$false O=$abc$61454$n10483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$false I2=$false I3=$false O=$abc$61454$n10484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$false I2=$false I3=$false O=$abc$61454$n10485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$false I2=$false I3=$false O=$abc$61454$n10486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$false I2=$false I3=$false O=$abc$61454$n10487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$false I2=$false I3=$false O=$abc$61454$n10488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$false I2=$false I3=$false O=$abc$61454$n10489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$false I2=$false I3=$false O=$abc$61454$n10490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$false I2=$false I3=$false O=$abc$61454$n10491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$false I2=$false I3=$false O=$abc$61454$n10492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$false I2=$false I3=$false O=$abc$61454$n10493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$false I2=$false I3=$false O=$abc$61454$n10494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$false I2=$false I3=$false O=$abc$61454$n10495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$false I2=$false I3=$false O=$abc$61454$n10496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$false I2=$false I3=$false O=$abc$61454$n10497
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$false I2=$false I3=$false O=$abc$61454$n10498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[0] I1=$false I2=$false I3=$false O=$abc$61454$n10500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[2] I1=$false I2=$false I3=$false O=$abc$61454$n10502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[3] I1=$false I2=$false I3=$false O=$abc$61454$n10504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[4] I1=$false I2=$false I3=$false O=$abc$61454$n10506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[5] I1=$false I2=$false I3=$false O=$abc$61454$n10508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[6] I1=$false I2=$false I3=$false O=$abc$61454$n10510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[13] I1=$false I2=$false I3=$false O=$abc$61454$n10512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[14] I1=$false I2=$false I3=$false O=$abc$61454$n10514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[15] I1=$false I2=$false I3=$false O=$abc$61454$n10516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[16] I1=$false I2=$false I3=$false O=$abc$61454$n10518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[17] I1=$false I2=$false I3=$false O=$abc$61454$n10520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[21] I1=$false I2=$false I3=$false O=$abc$61454$n10522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[22] I1=$false I2=$false I3=$false O=$abc$61454$n10524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[26] I1=$false I2=$false I3=$false O=$abc$61454$n10526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[27] I1=$false I2=$false I3=$false O=$abc$61454$n10528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[28] I1=$false I2=$false I3=$false O=$abc$61454$n10530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[29] I1=$false I2=$false I3=$false O=$abc$61454$n10532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[30] I1=$false I2=$false I3=$false O=$abc$61454$n10534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$false I2=$false I3=$false O=$abc$61454$n10535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$false I2=$false I3=$false O=$abc$61454$n10536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=$false I2=$false I3=$false O=$abc$61454$n10537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=$false I2=$false I3=$false O=$abc$61454$n10538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[7] I1=$false I2=$false I3=$false O=$abc$61454$n10539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=$false I2=$false I3=$false O=$abc$61454$n10540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=$false I2=$false I3=$false O=$abc$61454$n10541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=$false I2=$false I3=$false O=$abc$61454$n10542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=$false I2=$false I3=$false O=$abc$61454$n10543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=$false I2=$false I3=$false O=$abc$61454$n10544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=$false I2=$false I3=$false O=$abc$61454$n10545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=$false I2=$false I3=$false O=$abc$61454$n10546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=$false I2=$false I3=$false O=$abc$61454$n10547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=$false I2=$false I3=$false O=$abc$61454$n10548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=$false I2=$false I3=$false O=$abc$61454$n10549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=$false I2=$false I3=$false O=$abc$61454$n10550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=$false I2=$false I3=$false O=$abc$61454$n10551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=$false I2=$false I3=$false O=$abc$61454$n10552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=$false I2=$false I3=$false O=$abc$61454$n10553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=$false I2=$false I3=$false O=$abc$61454$n10554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=$false I2=$false I3=$false O=$abc$61454$n10555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=$false I2=$false I3=$false O=$abc$61454$n10556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=$false I2=$false I3=$false O=$abc$61454$n10557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=$false I2=$false I3=$false O=$abc$61454$n10558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=$false I2=$false I3=$false O=$abc$61454$n10559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=$false I2=$false I3=$false O=$abc$61454$n10560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=$false I2=$false I3=$false O=$abc$61454$n10561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=$false I2=$false I3=$false O=$abc$61454$n10562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[0] I1=$false I2=$false I3=$false O=$abc$61454$n10563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[2] I1=$false I2=$false I3=$false O=$abc$61454$n10564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[3] I1=$false I2=$false I3=$false O=$abc$61454$n10565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[4] I1=$false I2=$false I3=$false O=$abc$61454$n10566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[5] I1=$false I2=$false I3=$false O=$abc$61454$n10567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[6] I1=$false I2=$false I3=$false O=$abc$61454$n10568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[7] I1=$false I2=$false I3=$false O=$abc$61454$n10569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[8] I1=$false I2=$false I3=$false O=$abc$61454$n10570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[9] I1=$false I2=$false I3=$false O=$abc$61454$n10571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[10] I1=$false I2=$false I3=$false O=$abc$61454$n10572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[11] I1=$false I2=$false I3=$false O=$abc$61454$n10573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[12] I1=$false I2=$false I3=$false O=$abc$61454$n10574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[13] I1=$false I2=$false I3=$false O=$abc$61454$n10575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[14] I1=$false I2=$false I3=$false O=$abc$61454$n10576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[15] I1=$false I2=$false I3=$false O=$abc$61454$n10577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[16] I1=$false I2=$false I3=$false O=$abc$61454$n10578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[17] I1=$false I2=$false I3=$false O=$abc$61454$n10579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[18] I1=$false I2=$false I3=$false O=$abc$61454$n10580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[19] I1=$false I2=$false I3=$false O=$abc$61454$n10581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[20] I1=$false I2=$false I3=$false O=$abc$61454$n10582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[21] I1=$false I2=$false I3=$false O=$abc$61454$n10583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[22] I1=$false I2=$false I3=$false O=$abc$61454$n10584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[23] I1=$false I2=$false I3=$false O=$abc$61454$n10585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[24] I1=$false I2=$false I3=$false O=$abc$61454$n10586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[25] I1=$false I2=$false I3=$false O=$abc$61454$n10587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[26] I1=$false I2=$false I3=$false O=$abc$61454$n10588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[27] I1=$false I2=$false I3=$false O=$abc$61454$n10589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[28] I1=$false I2=$false I3=$false O=$abc$61454$n10590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[29] I1=$false I2=$false I3=$false O=$abc$61454$n10591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[30] I1=$false I2=$false I3=$false O=$abc$61454$n10592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[31] I1=$false I2=$false I3=$false O=$abc$61454$n10593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=$false I2=$false I3=$false O=$abc$61454$n10594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$false I2=$false I3=$false O=$abc$61454$n10595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$false I2=$false I3=$false O=$abc$61454$n10596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[0] I1=$false I2=$false I3=$false O=$abc$61454$n10597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[2] I1=$false I2=$false I3=$false O=$abc$61454$n10598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[3] I1=$false I2=$false I3=$false O=$abc$61454$n10599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[4] I1=$false I2=$false I3=$false O=$abc$61454$n10600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[5] I1=$false I2=$false I3=$false O=$abc$61454$n10601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[6] I1=$false I2=$false I3=$false O=$abc$61454$n10602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[7] I1=$false I2=$false I3=$false O=$abc$61454$n10603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[8] I1=$false I2=$false I3=$false O=$abc$61454$n10604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[9] I1=$false I2=$false I3=$false O=$abc$61454$n10605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[10] I1=$false I2=$false I3=$false O=$abc$61454$n10606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[11] I1=$false I2=$false I3=$false O=$abc$61454$n10607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[12] I1=$false I2=$false I3=$false O=$abc$61454$n10608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[13] I1=$false I2=$false I3=$false O=$abc$61454$n10609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[14] I1=$false I2=$false I3=$false O=$abc$61454$n10610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[15] I1=$false I2=$false I3=$false O=$abc$61454$n10611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[16] I1=$false I2=$false I3=$false O=$abc$61454$n10612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[17] I1=$false I2=$false I3=$false O=$abc$61454$n10613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[18] I1=$false I2=$false I3=$false O=$abc$61454$n10614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[19] I1=$false I2=$false I3=$false O=$abc$61454$n10615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[20] I1=$false I2=$false I3=$false O=$abc$61454$n10616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[21] I1=$false I2=$false I3=$false O=$abc$61454$n10617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[22] I1=$false I2=$false I3=$false O=$abc$61454$n10618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[23] I1=$false I2=$false I3=$false O=$abc$61454$n10619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[24] I1=$false I2=$false I3=$false O=$abc$61454$n10620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[25] I1=$false I2=$false I3=$false O=$abc$61454$n10621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[26] I1=$false I2=$false I3=$false O=$abc$61454$n10622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[27] I1=$false I2=$false I3=$false O=$abc$61454$n10623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[28] I1=$false I2=$false I3=$false O=$abc$61454$n10624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[29] I1=$false I2=$false I3=$false O=$abc$61454$n10625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[30] I1=$false I2=$false I3=$false O=$abc$61454$n10626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[31] I1=$false I2=$false I3=$false O=$abc$61454$n10627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[6] I1=soc.spimemio.rd_addr[6] I2=soc.cpu.mem_addr[7] I3=soc.spimemio.rd_addr[7] O=$abc$61454$n8000
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n3932 I1=$abc$61454$n8000 I2=$abc$61454$n3935_1 I3=$false O=$abc$61454$n8001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n3980 I1=$abc$61454$n3979 I2=soc.memory.rdata[0] I3=soc.ram_ready O=$abc$61454$n8002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[0] I3=$abc$61454$n3900 O=$abc$61454$n8003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8002 I1=soc.spimemio.rdata[0] I2=$abc$61454$n3900 I3=$abc$61454$n8003 O=$abc$61454$n8004
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[16] I3=$abc$61454$n3900 O=$abc$61454$n8005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n3986 I1=soc.spimemio.rdata[16] I2=$abc$61454$n3900 I3=$abc$61454$n8005 O=soc.cpu.mem_rdata[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[17] I3=$abc$61454$n3900 O=$abc$61454$n8007
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n3995 I1=soc.spimemio.rdata[17] I2=$abc$61454$n3900 I3=$abc$61454$n8007 O=soc.cpu.mem_rdata[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n4002 I1=$abc$61454$n4003 I2=soc.memory.rdata[1] I3=soc.ram_ready O=$abc$61454$n8009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[1] I3=$abc$61454$n3900 O=$abc$61454$n8010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8009 I1=soc.spimemio.rdata[1] I2=$abc$61454$n3900 I3=$abc$61454$n8010 O=$abc$61454$n8011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[28] I3=$abc$61454$n3900 O=$abc$61454$n8012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4122 I1=soc.spimemio.rdata[28] I2=$abc$61454$n3900 I3=$abc$61454$n8012 O=soc.cpu.mem_rdata[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3914 I2=iomem_rdata[6] I3=$abc$61454$n3900 O=$abc$61454$n8014
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n4129 I1=soc.spimemio.rdata[6] I2=$abc$61454$n3900 I3=$abc$61454$n8014 O=$abc$61454$n8015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[22] I3=$abc$61454$n3900 O=$abc$61454$n8016
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4136 I1=soc.spimemio.rdata[22] I2=$abc$61454$n3900 I3=$abc$61454$n8016 O=soc.cpu.mem_rdata[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n4145 I1=$abc$61454$n4144 I2=soc.memory.rdata[2] I3=soc.ram_ready O=$abc$61454$n8018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[2] I3=$abc$61454$n3900 O=$abc$61454$n8019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8018 I1=soc.spimemio.rdata[2] I2=$abc$61454$n3900 I3=$abc$61454$n8019 O=$abc$61454$n8020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[18] I3=$abc$61454$n3900 O=$abc$61454$n8021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4151 I1=soc.spimemio.rdata[18] I2=$abc$61454$n3900 I3=$abc$61454$n8021 O=soc.cpu.mem_rdata[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n4161 I1=$abc$61454$n4159 I2=soc.memory.rdata[4] I3=soc.ram_ready O=$abc$61454$n8023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[4] I3=$abc$61454$n3900 O=$abc$61454$n8024_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8023 I1=soc.spimemio.rdata[4] I2=$abc$61454$n3900 I3=$abc$61454$n8024_1 O=$abc$61454$n8025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[20] I3=$abc$61454$n3900 O=$abc$61454$n8026_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4167 I1=soc.spimemio.rdata[20] I2=$abc$61454$n3900 I3=$abc$61454$n8026_1 O=soc.cpu.mem_rdata[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n4177 I1=$abc$61454$n4175 I2=soc.memory.rdata[5] I3=soc.ram_ready O=$abc$61454$n8028_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[5] I3=$abc$61454$n3900 O=$abc$61454$n8029_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8028_1 I1=soc.spimemio.rdata[5] I2=$abc$61454$n3900 I3=$abc$61454$n8029_1 O=$abc$61454$n8030_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[21] I3=$abc$61454$n3900 O=$abc$61454$n8031_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4183 I1=soc.spimemio.rdata[21] I2=$abc$61454$n3900 I3=$abc$61454$n8031_1 O=soc.cpu.mem_rdata[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[19] I3=$abc$61454$n3900 O=$abc$61454$n8033_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4190 I1=soc.spimemio.rdata[19] I2=$abc$61454$n3900 I3=$abc$61454$n8033_1 O=soc.cpu.mem_rdata[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n4198 I1=$abc$61454$n4197 I2=soc.memory.rdata[3] I3=soc.ram_ready O=$abc$61454$n8035_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[3] I3=$abc$61454$n3900 O=$abc$61454$n8036_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n8035_1 I1=soc.spimemio.rdata[3] I2=$abc$61454$n3900 I3=$abc$61454$n8036_1 O=$abc$61454$n8037_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=soc.cpu.mem_addr[3] I2=soc.spimemio.rd_addr[3] I3=soc.spimemio.rd_addr[2] O=$abc$61454$n8038_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010010000010
.gate SB_LUT4 I0=$abc$61454$n8038_1 I1=$abc$61454$n4277 I2=$abc$61454$n4280 I3=$abc$61454$n4281 O=$abc$61454$n8039_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n8043_1 I1=$abc$61454$n8039_1 I2=$abc$61454$n4267 I3=soc.spimemio.rd_valid O=soc.spimemio.jump
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$61454$n8191 I1=soc.cpu.mem_addr[22] I2=soc.cpu.mem_addr[21] I3=$abc$61454$n8189 O=$abc$61454$n8041_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$61454$n8041_1 I1=$abc$61454$n4272 I2=$abc$61454$n4274 I3=$abc$61454$n4275 O=$abc$61454$n8042_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$61454$n8187 I1=soc.cpu.mem_addr[20] I2=$abc$61454$n1432 I3=$abc$61454$n8042_1 O=$abc$61454$n8043_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[15] I3=$abc$61454$n3900 O=$abc$61454$n8044_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n4318 I1=soc.spimemio.rdata[15] I2=$abc$61454$n3900 I3=$abc$61454$n8044_1 O=$abc$61454$n8045_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[31] I3=$abc$61454$n3900 O=$abc$61454$n8046_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4324 I1=soc.spimemio.rdata[31] I2=$abc$61454$n3900 I3=$abc$61454$n8046_1 O=soc.cpu.mem_rdata[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[29] I3=$abc$61454$n3900 O=$abc$61454$n8048_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4331 I1=soc.spimemio.rdata[29] I2=$abc$61454$n3900 I3=$abc$61454$n8048_1 O=soc.cpu.mem_rdata[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[14] I3=$abc$61454$n3900 O=$abc$61454$n8050_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n4350 I1=soc.spimemio.rdata[14] I2=$abc$61454$n3900 I3=$abc$61454$n8050_1 O=$abc$61454$n8051_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[27] I3=$abc$61454$n3900 O=$abc$61454$n8052_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$61454$n4358 I1=soc.spimemio.rdata[27] I2=$abc$61454$n3900 I3=$abc$61454$n8052_1 O=soc.cpu.mem_rdata[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[10] I3=$abc$61454$n3900 O=$abc$61454$n8054_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n4382 I1=soc.spimemio.rdata[10] I2=$abc$61454$n3900 I3=$abc$61454$n8054_1 O=$abc$61454$n8055_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$61454$n4418 I1=$abc$61454$n1 I2=soc.cpu.decoded_rs2[2] I3=$abc$61454$n4573 O=$abc$61454$n8056_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n4415 I1=soc.cpu.mem_rdata_latched[4] I2=$abc$61454$n8056_1 I3=$abc$61454$n4573 O=$abc$61454$n6340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[8] I1=$abc$61454$n4440 I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_xfer O=$abc$61454$n8058_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=soc.cpu.mem_rdata[24] I2=soc.cpu.mem_la_secondword I3=$abc$61454$n8058_1 O=$abc$61454$n8059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$61454$n3898 I1=soc.simpleuart.cfg_divider[24] I2=soc.simpleuart.recv_buf_valid I3=$abc$61454$n3902 O=$abc$61454$n8060_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n8060_1 I1=soc.memory.rdata[24] I2=soc.ram_ready I3=$false O=$abc$61454$n8061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=soc.spimemio.rdata[24] I1=$abc$61454$n8061 I2=$abc$61454$n3985 I3=$false O=$abc$61454$n8062_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=iomem_rdata[24] I1=$abc$61454$n8062_1 I2=$abc$61454$n3900 I3=$false O=soc.cpu.mem_rdata[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$61454$n4031 I1=$abc$61454$n4072 I2=$abc$61454$n4466 I3=$abc$61454$n4465 O=$abc$61454$n8064_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4032 I1=$abc$61454$n4480 I2=$false I3=$false O=$abc$61454$n8066_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$61454$n4464 I1=$abc$61454$n4474 I2=$abc$61454$n8066_1 I3=$abc$61454$n4041 O=$abc$61454$n8067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$61454$n4472 I1=$abc$61454$n8066_1 I2=$abc$61454$n8067 I3=$abc$61454$n8261_1 O=$abc$61454$n8068_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$61454$n4112 I1=$abc$61454$n4473 I2=$abc$61454$n4464 I3=$abc$61454$n4038 O=$abc$61454$n8069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n4041 I1=$abc$61454$n4112 I2=$abc$61454$n4072 I3=$abc$61454$n8069 O=$abc$61454$n8070_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$61454$n4584 I1=$abc$61454$n6415 I2=soc.cpu.latched_rd[0] I3=$false O=$abc$61454$n8071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=soc.cpu.latched_rd[1] I1=$abc$61454$n6417 I2=$abc$61454$n6423 I3=soc.cpu.latched_rd[4] O=$abc$61454$n8072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.latched_rd[3] I1=$abc$61454$n6421 I2=$abc$61454$n8071 I3=$abc$61454$n8072 O=$abc$61454$n1826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=$abc$61454$n4501 I1=$abc$61454$n4529 I2=$abc$61454$n4531 I3=$abc$61454$n4373 O=$abc$61454$n8074_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=$abc$61454$n4532_1 I1=$abc$61454$n4522_1 I2=$abc$61454$n8074_1 I3=$false O=$abc$61454$n8075_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n8075_1 I1=soc.cpu.decoded_rs1[3] I2=$abc$61454$n4573 I3=$false O=$abc$61454$n6421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=soc.spimemio.valid I1=$abc$61454$n3959 I2=iomem_rdata[9] I3=$abc$61454$n3900 O=$abc$61454$n8077_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=$abc$61454$n4516 I1=soc.spimemio.rdata[9] I2=$abc$61454$n3900 I3=$abc$61454$n8077_1 O=$abc$61454$n8078_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=$abc$61454$n8078_1 I2=soc.cpu.mem_la_secondword I3=soc.cpu.mem_xfer O=$abc$61454$n8079_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111101010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=soc.cpu.mem_rdata[25] I2=soc.cpu.mem_la_secondword I3=$abc$61454$n8079_1 O=$abc$61454$n8080_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$61454$n4315 I1=$abc$61454$n4537 I2=$abc$61454$n4566 I3=soc.cpu.mem_rdata_latched[1] O=$abc$61454$n8081_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$61454$n8081_1 I1=soc.cpu.mem_rdata_latched[0] I2=$abc$61454$n4522_1 I3=$abc$61454$n6444 O=$abc$61454$n8082_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$61454$n4563 I1=$abc$61454$n8082_1 I2=soc.cpu.decoded_rs1[0] I3=$abc$61454$n4573 O=$abc$61454$n6415
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n4537 I1=$abc$61454$n4577 I2=soc.cpu.decoded_rs1[4] I3=$abc$61454$n4573 O=$abc$61454$n8084_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$61454$n4573_1 I1=$abc$61454$n4314 I2=$abc$61454$n4574_1 I3=$abc$61454$n4393 O=$abc$61454$n8085_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n4313 I1=$abc$61454$n4530_1 I2=$abc$61454$n8085_1 I3=$abc$61454$n4355_1 O=$abc$61454$n8086
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$61454$n8086 I1=$abc$61454$n8084_1 I2=$abc$61454$n4573 I3=$false O=$abc$61454$n6423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$61454$n4027 I1=$abc$61454$n4672 I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_state[1] O=$abc$61454$n8088
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=$abc$61454$n4678 I2=soc.cpu.mem_state[0] I3=$abc$61454$n8088 O=$abc$61454$n2345
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.mem_la_read I2=soc.cpu.mem_xfer I3=$abc$61454$n4682 O=$abc$61454$n8093_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word I1=$abc$61454$n8093_1 I2=$abc$61454$n4532 I3=$false O=$abc$61454$n4557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=soc.simpleuart.send_divcnt[26] I2=soc.simpleuart.cfg_divider[27] I3=soc.simpleuart.send_divcnt[27] O=$abc$61454$n8095_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=$abc$61454$n8095_1 I3=$abc$61454$n4874 O=$abc$61454$n8096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$61454$n3904 I1=$abc$61454$n10275 I2=$abc$61454$n8272_1 I3=$false O=$abc$61454$n8098
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[18] I1=soc.simpleuart.cfg_divider[18] I2=soc.simpleuart.cfg_divider[19] I3=soc.simpleuart.send_divcnt[19] O=$abc$61454$n8099_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.send_divcnt[20] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.send_divcnt[21] O=$abc$61454$n8100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4867 I1=$abc$61454$n8100 I2=$abc$61454$n4871 I3=$abc$61454$n4872 O=$abc$61454$n8101
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=soc.simpleuart.send_divcnt[16] I2=$abc$61454$n8101 I3=$abc$61454$n8099_1 O=$abc$61454$n8102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=soc.simpleuart.send_divcnt[1] I2=soc.simpleuart.cfg_divider[6] I3=soc.simpleuart.send_divcnt[6] O=$abc$61454$n8103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[2] I1=soc.cpu.pcpi_div.divisor[2] I2=soc.cpu.pcpi_div.dividend[3] I3=soc.cpu.pcpi_div.divisor[3] O=$abc$61454$n8106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[7] I1=soc.cpu.pcpi_div.divisor[7] I2=soc.cpu.pcpi_div.divisor[5] I3=soc.cpu.pcpi_div.dividend[5] O=$abc$61454$n8107
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$61454$n8106 I1=$abc$61454$n8107 I2=$abc$61454$n4966 I3=$abc$61454$n4967 O=$abc$61454$n8108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[54] I1=soc.cpu.pcpi_div.dividend[0] I2=soc.cpu.pcpi_div.divisor[0] I3=$abc$61454$n8108 O=$abc$61454$n8109_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[22] I1=soc.cpu.pcpi_div.divisor[22] I2=soc.cpu.pcpi_div.dividend[23] I3=soc.cpu.pcpi_div.divisor[23] O=$abc$61454$n8110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[17] I1=soc.cpu.pcpi_div.divisor[17] I2=$abc$61454$n8110 I3=$abc$61454$n4976 O=$abc$61454$n8111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[18] I1=soc.cpu.pcpi_div.divisor[18] I2=soc.cpu.pcpi_div.dividend[19] I3=soc.cpu.pcpi_div.divisor[19] O=$abc$61454$n8112_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$61454$n4388 I1=soc.cpu.mem_rdata_latched[7] I2=soc.cpu.mem_rdata_latched[2] I3=$abc$61454$n4596_1 O=$abc$61454$n8114_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$61454$n4393 I1=$abc$61454$n8114_1 I2=$abc$61454$n5164 I3=$abc$61454$n5167 O=$abc$61454$n8115
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$61454$n5161 I1=$abc$61454$n8115 I2=$abc$61454$n5147_1 I3=$abc$61454$n5156 O=$abc$61454$n6025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$61454$n5183_1 I1=$abc$61454$n4503 I2=$abc$61454$n5182 I3=$abc$61454$n5177 O=$abc$61454$n8117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$61454$n5147_1 I1=$abc$61454$n5180 I2=$abc$61454$n5157 I3=$abc$61454$n5173_1 O=$abc$61454$n8118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$61454$n5147_1 I1=$abc$61454$n8117 I2=$abc$61454$n8122 I3=$abc$61454$n8118 O=$abc$61454$n6028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$61454$n5133 I2=soc.cpu.mem_rdata_latched[6] I3=$abc$61454$n4526 O=$abc$61454$n8120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$61454$n5152 I1=$abc$61454$n4373 I2=$abc$61454$n5141 I3=$abc$61454$n5173_1 O=$abc$61454$n8121_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100000101
.gate SB_LUT4 I0=$abc$61454$n5138 I1=$abc$61454$n8121_1 I2=$abc$61454$n8120 I3=$abc$61454$n5175 O=$abc$61454$n8122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n4507 I1=soc.cpu.mem_rdata_latched[6] I2=soc.cpu.mem_rdata_latched[0] I3=soc.cpu.mem_rdata_latched[1] O=$abc$61454$n8123_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011110011
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61454$n4526 I2=soc.cpu.mem_rdata_latched[0] I3=$abc$61454$n5215_1 O=$abc$61454$n8124
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110110000
.gate SB_LUT4 I0=$abc$61454$n8123_1 I1=$abc$61454$n8124 I2=$abc$61454$n4388 I3=soc.cpu.mem_rdata_latched[0] O=$abc$61454$n8125_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100001010011
.gate SB_LUT4 I0=$abc$61454$n5134 I1=soc.cpu.mem_rdata_latched[2] I2=$abc$61454$n4315 I3=$abc$61454$n4328 O=$abc$61454$n8127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=$abc$61454$n4393 I1=$abc$61454$n4313 I2=$abc$61454$n4341 I3=$abc$61454$n4328 O=$abc$61454$n8128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000000001100
.gate SB_LUT4 I0=$abc$61454$n8128 I1=$abc$61454$n8127 I2=$abc$61454$n5231 I3=$abc$61454$n5147_1 O=$abc$61454$n8129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$61454$n4410 I1=$abc$61454$n5233 I2=$abc$61454$n4312 I3=$abc$61454$n5239 O=$abc$61454$n8130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$61454$n5244 I1=$abc$61454$n5141 I2=$abc$61454$n5245 I3=$abc$61454$n5175 O=$abc$61454$n8131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$61454$n5157 I1=$abc$61454$n5246 I2=$abc$61454$n5244 I3=$abc$61454$n8131 O=$abc$61454$n8132
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$61454$n8130 I1=$abc$61454$n5147_1 I2=$abc$61454$n8132 I3=$false O=$abc$61454$n6118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n4410 I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61454$n5251 I3=$abc$61454$n5203_1 O=$abc$61454$n8134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=$abc$61454$n5240 I2=$abc$61454$n8134 I3=$abc$61454$n4312 O=$abc$61454$n8135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$61454$n5151_1 I1=$abc$61454$n5180 I2=$abc$61454$n5157 I3=$false O=$abc$61454$n8136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$61454$n8136 I1=$abc$61454$n5251 I2=$abc$61454$n8135 I3=$abc$61454$n5147_1 O=$abc$61454$n6121
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100010001
.gate SB_LUT4 I0=$abc$61454$n4373 I1=soc.cpu.mem_rdata_latched[12] I2=$abc$61454$n4355_1 I3=$abc$61454$n4391 O=$abc$61454$n8138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=$abc$61454$n5012 I1=$abc$61454$n5353 I2=soc.cpu.mem_rdata_latched[4] I3=$abc$61454$n5359 O=$abc$61454$n8139_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$61454$n5139 I1=$abc$61454$n8138 I2=$abc$61454$n4313 I3=$abc$61454$n8139_1 O=$abc$61454$n6399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n4070 I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_do_prefetch I3=$abc$61454$n4066 O=$abc$61454$n8141
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011100001111
.gate SB_LUT4 I0=$abc$61454$n4070 I1=soc.cpu.mem_do_rinst I2=$abc$61454$n4046 I3=$abc$61454$n4461 O=$abc$61454$n8142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$61454$n8141 I1=$abc$61454$n8142 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$61454$n8143
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n5604_1 I1=$abc$61454$n5605 I2=$abc$61454$n8143 I3=$abc$61454$n4601 O=$abc$61454$n7073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$61454$n8583 I1=$abc$61454$n8518 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8145
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[0] I1=soc.cpu.pcpi_div.dividend[0] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8145 O=$abc$61454$n8423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[0] I1=soc.cpu.pcpi_div.outsign I2=$abc$61454$n5126_1 I3=soc.cpu.pcpi_div.dividend[1] O=$abc$61454$n8147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110010001100
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[0] I1=$abc$61454$n8147 I2=$abc$61454$n5126_1 I3=soc.cpu.pcpi_div.quotient[1] O=$abc$61454$n8426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100011111001000
.gate SB_LUT4 I0=$abc$61454$n8587 I1=$abc$61454$n8523 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8149_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[2] I1=soc.cpu.pcpi_div.dividend[2] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8149_1 O=$abc$61454$n8429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8589 I1=$abc$61454$n8525 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8151
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[3] I1=soc.cpu.pcpi_div.dividend[3] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8151 O=$abc$61454$n8432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8591 I1=$abc$61454$n8527 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[4] I1=soc.cpu.pcpi_div.dividend[4] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8153 O=$abc$61454$n8435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8593 I1=$abc$61454$n8529 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8155_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[5] I1=soc.cpu.pcpi_div.dividend[5] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8155_1 O=$abc$61454$n8438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8595 I1=$abc$61454$n8531 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8157_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[6] I1=soc.cpu.pcpi_div.dividend[6] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8157_1 O=$abc$61454$n8441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8597 I1=$abc$61454$n8533 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8159_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[7] I1=soc.cpu.pcpi_div.dividend[7] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8159_1 O=$abc$61454$n8444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8599 I1=$abc$61454$n8535 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8161_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[8] I1=soc.cpu.pcpi_div.dividend[8] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8161_1 O=$abc$61454$n8447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8601 I1=$abc$61454$n8537 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8163_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[9] I1=soc.cpu.pcpi_div.dividend[9] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8163_1 O=$abc$61454$n8450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8603 I1=$abc$61454$n8539 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8165_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[10] I1=soc.cpu.pcpi_div.dividend[10] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8165_1 O=$abc$61454$n8453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8605 I1=$abc$61454$n8541 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8167_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[11] I1=soc.cpu.pcpi_div.dividend[11] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8167_1 O=$abc$61454$n8456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8607 I1=$abc$61454$n8543 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8169_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[12] I1=soc.cpu.pcpi_div.dividend[12] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8169_1 O=$abc$61454$n8459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8609 I1=$abc$61454$n8545 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8171_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[13] I1=soc.cpu.pcpi_div.dividend[13] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8171_1 O=$abc$61454$n8462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8611 I1=$abc$61454$n8547 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8173_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[14] I1=soc.cpu.pcpi_div.dividend[14] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8173_1 O=$abc$61454$n8465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8613 I1=$abc$61454$n8549 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8175_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[15] I1=soc.cpu.pcpi_div.dividend[15] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8175_1 O=$abc$61454$n8468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8615 I1=$abc$61454$n8551 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8177_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[16] I1=soc.cpu.pcpi_div.dividend[16] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8177_1 O=$abc$61454$n8471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8617 I1=$abc$61454$n8553 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8179_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[17] I1=soc.cpu.pcpi_div.dividend[17] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8179_1 O=$abc$61454$n8474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8619 I1=$abc$61454$n8555 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8181_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[18] I1=soc.cpu.pcpi_div.dividend[18] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8181_1 O=$abc$61454$n8477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8621 I1=$abc$61454$n8557 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8183_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[19] I1=soc.cpu.pcpi_div.dividend[19] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8183_1 O=$abc$61454$n8480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8623 I1=$abc$61454$n8559 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8185_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[20] I1=soc.cpu.pcpi_div.dividend[20] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8185_1 O=$abc$61454$n8483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8625 I1=$abc$61454$n8561 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8187_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[21] I1=soc.cpu.pcpi_div.dividend[21] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8187_1 O=$abc$61454$n8486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8627 I1=$abc$61454$n8563 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8189_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[22] I1=soc.cpu.pcpi_div.dividend[22] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8189_1 O=$abc$61454$n8489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8629 I1=$abc$61454$n8565 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8191_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[23] I1=soc.cpu.pcpi_div.dividend[23] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8191_1 O=$abc$61454$n8492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8631 I1=$abc$61454$n8567 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8193_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[24] I1=soc.cpu.pcpi_div.dividend[24] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8193_1 O=$abc$61454$n8495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8633 I1=$abc$61454$n8569 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8195_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[25] I1=soc.cpu.pcpi_div.dividend[25] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8195_1 O=$abc$61454$n8498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8635 I1=$abc$61454$n8571 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8197_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[26] I1=soc.cpu.pcpi_div.dividend[26] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8197_1 O=$abc$61454$n8501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8637 I1=$abc$61454$n8573 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8199_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[27] I1=soc.cpu.pcpi_div.dividend[27] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8199_1 O=$abc$61454$n8504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8639 I1=$abc$61454$n8575 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[28] I1=soc.cpu.pcpi_div.dividend[28] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8201 O=$abc$61454$n8507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8641 I1=$abc$61454$n8577 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8203
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[29] I1=soc.cpu.pcpi_div.dividend[29] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8203 O=$abc$61454$n8510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8643 I1=$abc$61454$n8579 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8205_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[30] I1=soc.cpu.pcpi_div.dividend[30] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8205_1 O=$abc$61454$n8513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n8645 I1=$abc$61454$n8581 I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n5126_1 O=$abc$61454$n8207_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.quotient[31] I1=soc.cpu.pcpi_div.dividend[31] I2=soc.cpu.pcpi_div.outsign I3=$abc$61454$n8207_1 O=$abc$61454$n8516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$61454$n9236 I1=$abc$61454$n9259 I2=soc.spimemio.xfer.xfer_ddr I3=soc.spimemio.xfer.xfer_dspi O=$abc$61454$n8209_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$61454$n8209_1 I1=soc.spimemio.xfer.count[0] I2=$abc$61454$n4765 I3=soc.spimemio.xfer.flash_clk O=$abc$61454$n8210_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=$abc$61454$n6244 I1=soc.spimemio.xfer.xfer_qspi I2=$abc$61454$n8210_1 I3=$abc$61454$n4765 O=$abc$61454$n9272
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110101
.gate SB_LUT4 I0=soc.spimemio.xfer.xfer_dspi I1=soc.spimemio.xfer.xfer_ddr I2=$abc$61454$n4261 I3=$abc$61454$n4256 O=$abc$61454$n8212_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$61454$n8212_1 I1=soc.spimemio.xfer.count[1] I2=soc.spimemio.xfer.xfer_qspi I3=$abc$61454$n4765 O=$abc$61454$n9273
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[1] I2=$abc$61454$n6305 I3=$false O=$abc$61454$n8214_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$61454$n6301_1 I1=$abc$61454$n6302 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n8215_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$61454$n6304 I1=$abc$61454$n8214_1 I2=soc.cpu.reg_op2[2] I3=$abc$61454$n8215_1 O=$abc$61454$n8216
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$61454$n6307 I1=$abc$61454$n8216 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$61454$n8217_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$61454$n6314 I1=$abc$61454$n8217_1 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n8218_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$61454$n6304 I1=$abc$61454$n6301_1 I2=soc.cpu.reg_op2[2] I3=soc.cpu.reg_op2[1] O=$abc$61454$n8219_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$61454$n6392 I1=$abc$61454$n8219_1 I2=$abc$61454$n6388_1 I3=soc.cpu.reg_op2[3] O=$abc$61454$n8220_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n8220_1 I1=$abc$61454$n6380 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n8221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$61454$n6367 I1=soc.cpu.reg_op2[1] I2=$abc$61454$n6413 I3=soc.cpu.reg_op2[2] O=$abc$61454$n8222_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$61454$n6412 I1=$abc$61454$n8222_1 I2=$abc$61454$n6414 I3=soc.cpu.reg_op2[3] O=$abc$61454$n8223_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$61454$n8223_1 I1=$abc$61454$n6402 I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6329_1 O=$abc$61454$n8224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$61454$n6418 I2=$abc$61454$n6335 I3=$abc$61454$n6421_1 O=$abc$61454$n8225_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$61454$n8224 I1=$abc$61454$n8225_1 I2=$false I3=$false O=soc.cpu.alu_out[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n4054 I2=soc.cpu.reg_op2[14] I3=soc.cpu.reg_op1[14] O=$abc$61454$n8227_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$61454$n6561 I1=$abc$61454$n6335 I2=$abc$61454$n6568_1 I3=$abc$61454$n6569_1 O=$abc$61454$n8228_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$61454$n6558 I1=$abc$61454$n8228_1 I2=$abc$61454$n8227_1 I3=$false O=soc.cpu.alu_out[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$61454$n6539_1 I1=$abc$61454$n6627 I2=soc.cpu.reg_op2[4] I3=soc.cpu.reg_op2[3] O=$abc$61454$n8230_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=soc.cpu.instr_slli I1=soc.cpu.instr_sll I2=soc.cpu.reg_op2[4] I3=$abc$61454$n6427 O=$abc$61454$n8231_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$61454$n8231_1 I1=$abc$61454$n8230_1 I2=$abc$61454$n6630 I3=$false O=soc.cpu.alu_out[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$61454$n6330_1 I1=$abc$61454$n4054 I2=soc.cpu.reg_op2[24] I3=soc.cpu.reg_op1[24] O=$abc$61454$n8233_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$61454$n6673_1 I1=$abc$61454$n6674_1 I2=$abc$61454$n8233_1 I3=$abc$61454$n6665_1 O=soc.cpu.alu_out[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$61454$n6688_1 I1=soc.cpu.reg_op2[2] I2=$abc$61454$n6727_1 I3=$abc$61454$n6728_1 O=$abc$61454$n8235
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$61454$n8235 I1=$abc$61454$n6647 I2=soc.cpu.reg_op2[3] I3=$abc$61454$n6335 O=$abc$61454$n8236_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$61454$n6587_1 I1=$abc$61454$n6561 I2=$abc$61454$n8236_1 I3=$abc$61454$n6729_1 O=$abc$61454$n8237_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$61454$n6559_1 I2=$abc$61454$n6588 I3=$abc$61454$n8237_1 O=soc.cpu.alu_out[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$61454$n8078_1 I1=soc.cpu.mem_rdata[25] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8239_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8239_1 I3=$false O=$abc$61454$n8240_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n8055_1 I1=soc.cpu.mem_rdata[26] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8241 I3=$false O=$abc$61454$n8242_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4363 I1=soc.cpu.mem_rdata[27] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8243_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8243_1 I3=$false O=$abc$61454$n8244
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n4115 I1=soc.cpu.mem_rdata[28] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8245_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8245_1 I3=$false O=$abc$61454$n8246_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$61454$n8025 I1=$abc$61454$n5302_1 I2=$abc$61454$n8246_1 I3=$false O=$abc$61454$n8247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$61454$n4336 I1=soc.cpu.mem_rdata[29] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8248_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8248_1 I3=$false O=$abc$61454$n8249_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n8051_1 I1=soc.cpu.mem_rdata[30] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8250 I3=$false O=$abc$61454$n8251_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$61454$n8045_1 I1=soc.cpu.mem_rdata[31] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op1[1] O=$abc$61454$n8252_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$61454$n8252_1 I3=$abc$61454$n7166 O=$abc$61454$n8253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.divisor[11] I1=soc.cpu.pcpi_div.dividend[11] I2=soc.cpu.pcpi_div.dividend[21] I3=soc.cpu.pcpi_div.divisor[21] O=$abc$61454$n8254_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$61454$n8254_1 I1=$abc$61454$n4979 I2=$abc$61454$n4980 I3=$abc$61454$n8112_1 O=$abc$61454$n8255_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.pcpi_div.dividend[9] I1=soc.cpu.pcpi_div.divisor[9] I2=$abc$61454$n8255_1 I3=$abc$61454$n8111 O=$abc$61454$n8256
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$61454$n8256 I1=$abc$61454$n4943 I2=$abc$61454$n4961 I3=$false O=$abc$61454$n8257_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$61454$n8125_1 I1=$abc$61454$n1 I2=$abc$61454$n5215_1 I3=$abc$61454$n5147_1 O=$abc$61454$n6097
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010111000001111
.gate SB_LUT4 I0=$abc$61454$n4033 I1=$abc$61454$n4036 I2=$abc$61454$n4034 I3=resetn O=$abc$61454$n8259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$61454$n4470 I1=$abc$61454$n8259 I2=$abc$61454$n4460 I3=$abc$61454$n4030 O=$abc$61454$n8260_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$abc$61454$n8260_1 I1=soc.cpu.cpu_state[2] I2=$abc$61454$n8064_1 I3=$abc$61454$n8070_1 O=$abc$61454$n8261_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.cpu.clear_prefetched_high_word I1=soc.cpu.prefetched_high_word I2=$abc$61454$n3954 I3=$false O=$abc$61454$n8262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=$abc$61454$n4804 I2=$abc$61454$n8262 I3=soc.cpu.mem_la_read O=$abc$61454$n8263_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$61454$n8263_1 I1=soc.cpu.mem_xfer I2=$abc$61454$n4682 I3=$abc$61454$n4532 O=$abc$61454$n4530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[10] I1=soc.simpleuart.cfg_divider[10] I2=soc.simpleuart.cfg_divider[24] I3=soc.simpleuart.send_divcnt[24] O=$abc$61454$n8265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=soc.simpleuart.send_divcnt[29] I2=soc.simpleuart.cfg_divider[31] I3=soc.simpleuart.send_divcnt[31] O=$abc$61454$n8266_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[11] I1=soc.simpleuart.cfg_divider[11] I2=soc.simpleuart.cfg_divider[12] I3=soc.simpleuart.send_divcnt[12] O=$abc$61454$n8269_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$61454$n4885 I1=$abc$61454$n8103 I2=$abc$61454$n8265 I3=$abc$61454$n8266_1 O=$abc$61454$n8270_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=soc.simpleuart.send_divcnt[9] I2=$abc$61454$n8269_1 I3=$abc$61454$n8270_1 O=$abc$61454$n8271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$61454$n8271 I1=$abc$61454$n4892_1 I2=$abc$61454$n8096 I3=$abc$61454$n8102 O=$abc$61454$n8272_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7357.C[1] I0=soc.simpleuart.cfg_divider[0] I1=$abc$61454$n10500
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[10] CO=$auto$alumacc.cc:474:replace_alu$7357.C[11] I0=soc.simpleuart.cfg_divider[10] I1=$abc$61454$n10355
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[11] CO=$auto$alumacc.cc:474:replace_alu$7357.C[12] I0=soc.simpleuart.cfg_divider[11] I1=$abc$61454$n10357
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[12] CO=$auto$alumacc.cc:474:replace_alu$7357.C[13] I0=soc.simpleuart.cfg_divider[12] I1=$abc$61454$n10359
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[13] CO=$auto$alumacc.cc:474:replace_alu$7357.C[14] I0=soc.simpleuart.cfg_divider[13] I1=$abc$61454$n10512
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[14] CO=$auto$alumacc.cc:474:replace_alu$7357.C[15] I0=soc.simpleuart.cfg_divider[14] I1=$abc$61454$n10514
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[15] CO=$auto$alumacc.cc:474:replace_alu$7357.C[16] I0=soc.simpleuart.cfg_divider[15] I1=$abc$61454$n10516
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[16] CO=$auto$alumacc.cc:474:replace_alu$7357.C[17] I0=soc.simpleuart.cfg_divider[16] I1=$abc$61454$n10518
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[17] CO=$auto$alumacc.cc:474:replace_alu$7357.C[18] I0=soc.simpleuart.cfg_divider[17] I1=$abc$61454$n10520
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[18] CO=$auto$alumacc.cc:474:replace_alu$7357.C[19] I0=soc.simpleuart.cfg_divider[18] I1=$abc$61454$n10361
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[19] CO=$auto$alumacc.cc:474:replace_alu$7357.C[20] I0=soc.simpleuart.cfg_divider[19] I1=$abc$61454$n10363
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[1] CO=$auto$alumacc.cc:474:replace_alu$7357.C[2] I0=soc.simpleuart.cfg_divider[1] I1=$abc$61454$n10192
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[20] CO=$auto$alumacc.cc:474:replace_alu$7357.C[21] I0=soc.simpleuart.cfg_divider[20] I1=$abc$61454$n10365
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[21] CO=$auto$alumacc.cc:474:replace_alu$7357.C[22] I0=soc.simpleuart.cfg_divider[21] I1=$abc$61454$n10522
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[22] CO=$auto$alumacc.cc:474:replace_alu$7357.C[23] I0=soc.simpleuart.cfg_divider[22] I1=$abc$61454$n10524
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[23] CO=$auto$alumacc.cc:474:replace_alu$7357.C[24] I0=soc.simpleuart.cfg_divider[23] I1=$abc$61454$n10367
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[24] CO=$auto$alumacc.cc:474:replace_alu$7357.C[25] I0=soc.simpleuart.cfg_divider[24] I1=$abc$61454$n10369
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[25] CO=$auto$alumacc.cc:474:replace_alu$7357.C[26] I0=soc.simpleuart.cfg_divider[25] I1=$abc$61454$n10371
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[26] CO=$auto$alumacc.cc:474:replace_alu$7357.C[27] I0=soc.simpleuart.cfg_divider[26] I1=$abc$61454$n10526
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[27] CO=$auto$alumacc.cc:474:replace_alu$7357.C[28] I0=soc.simpleuart.cfg_divider[27] I1=$abc$61454$n10528
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[28] CO=$auto$alumacc.cc:474:replace_alu$7357.C[29] I0=soc.simpleuart.cfg_divider[28] I1=$abc$61454$n10530
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[29] CO=$auto$alumacc.cc:474:replace_alu$7357.C[30] I0=soc.simpleuart.cfg_divider[29] I1=$abc$61454$n10532
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[2] CO=$auto$alumacc.cc:474:replace_alu$7357.C[3] I0=soc.simpleuart.cfg_divider[2] I1=$abc$61454$n10502
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[30] CO=$auto$alumacc.cc:474:replace_alu$7357.C[31] I0=soc.simpleuart.cfg_divider[30] I1=$abc$61454$n10534
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[31] CO=$abc$61454$n4681 I0=soc.simpleuart.cfg_divider[31] I1=$abc$61454$n10345
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[3] CO=$auto$alumacc.cc:474:replace_alu$7357.C[4] I0=soc.simpleuart.cfg_divider[3] I1=$abc$61454$n10504
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[4] CO=$auto$alumacc.cc:474:replace_alu$7357.C[5] I0=soc.simpleuart.cfg_divider[4] I1=$abc$61454$n10506
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[5] CO=$auto$alumacc.cc:474:replace_alu$7357.C[6] I0=soc.simpleuart.cfg_divider[5] I1=$abc$61454$n10508
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[6] CO=$auto$alumacc.cc:474:replace_alu$7357.C[7] I0=soc.simpleuart.cfg_divider[6] I1=$abc$61454$n10510
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[7] CO=$auto$alumacc.cc:474:replace_alu$7357.C[8] I0=soc.simpleuart.cfg_divider[7] I1=$abc$61454$n10349
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[8] CO=$auto$alumacc.cc:474:replace_alu$7357.C[9] I0=soc.simpleuart.cfg_divider[8] I1=$abc$61454$n10351
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7357.C[9] CO=$auto$alumacc.cc:474:replace_alu$7357.C[10] I0=soc.simpleuart.cfg_divider[9] I1=$abc$61454$n10353
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[10] CO=$auto$alumacc.cc:474:replace_alu$7362.C[11] I0=soc.simpleuart.cfg_divider[10] I1=$abc$61454$n10353
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[11] CO=$auto$alumacc.cc:474:replace_alu$7362.C[12] I0=soc.simpleuart.cfg_divider[11] I1=$abc$61454$n10355
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[12] CO=$auto$alumacc.cc:474:replace_alu$7362.C[13] I0=soc.simpleuart.cfg_divider[12] I1=$abc$61454$n10357
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[13] CO=$auto$alumacc.cc:474:replace_alu$7362.C[14] I0=soc.simpleuart.cfg_divider[13] I1=$abc$61454$n10359
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[14] CO=$auto$alumacc.cc:474:replace_alu$7362.C[15] I0=soc.simpleuart.cfg_divider[14] I1=$abc$61454$n10512
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[15] CO=$auto$alumacc.cc:474:replace_alu$7362.C[16] I0=soc.simpleuart.cfg_divider[15] I1=$abc$61454$n10514
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[16] CO=$auto$alumacc.cc:474:replace_alu$7362.C[17] I0=soc.simpleuart.cfg_divider[16] I1=$abc$61454$n10516
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[17] CO=$auto$alumacc.cc:474:replace_alu$7362.C[18] I0=soc.simpleuart.cfg_divider[17] I1=$abc$61454$n10518
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[18] CO=$auto$alumacc.cc:474:replace_alu$7362.C[19] I0=soc.simpleuart.cfg_divider[18] I1=$abc$61454$n10520
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[19] CO=$auto$alumacc.cc:474:replace_alu$7362.C[20] I0=soc.simpleuart.cfg_divider[19] I1=$abc$61454$n10361
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7362.C[2] I0=soc.simpleuart.cfg_divider[1] I1=$abc$61454$n10500
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[20] CO=$auto$alumacc.cc:474:replace_alu$7362.C[21] I0=soc.simpleuart.cfg_divider[20] I1=$abc$61454$n10363
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[21] CO=$auto$alumacc.cc:474:replace_alu$7362.C[22] I0=soc.simpleuart.cfg_divider[21] I1=$abc$61454$n10365
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[22] CO=$auto$alumacc.cc:474:replace_alu$7362.C[23] I0=soc.simpleuart.cfg_divider[22] I1=$abc$61454$n10522
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[23] CO=$auto$alumacc.cc:474:replace_alu$7362.C[24] I0=soc.simpleuart.cfg_divider[23] I1=$abc$61454$n10524
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[24] CO=$auto$alumacc.cc:474:replace_alu$7362.C[25] I0=soc.simpleuart.cfg_divider[24] I1=$abc$61454$n10367
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[25] CO=$auto$alumacc.cc:474:replace_alu$7362.C[26] I0=soc.simpleuart.cfg_divider[25] I1=$abc$61454$n10369
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[26] CO=$auto$alumacc.cc:474:replace_alu$7362.C[27] I0=soc.simpleuart.cfg_divider[26] I1=$abc$61454$n10371
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[27] CO=$auto$alumacc.cc:474:replace_alu$7362.C[28] I0=soc.simpleuart.cfg_divider[27] I1=$abc$61454$n10526
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[28] CO=$auto$alumacc.cc:474:replace_alu$7362.C[29] I0=soc.simpleuart.cfg_divider[28] I1=$abc$61454$n10528
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[29] CO=$auto$alumacc.cc:474:replace_alu$7362.C[30] I0=soc.simpleuart.cfg_divider[29] I1=$abc$61454$n10530
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[2] CO=$auto$alumacc.cc:474:replace_alu$7362.C[3] I0=soc.simpleuart.cfg_divider[2] I1=$abc$61454$n10192
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[30] CO=$auto$alumacc.cc:474:replace_alu$7362.C[31] I0=soc.simpleuart.cfg_divider[30] I1=$abc$61454$n10532
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[31] CO=$abc$61454$n7771 I0=soc.simpleuart.cfg_divider[31] I1=$abc$61454$n10534
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[3] CO=$auto$alumacc.cc:474:replace_alu$7362.C[4] I0=soc.simpleuart.cfg_divider[3] I1=$abc$61454$n10502
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[4] CO=$auto$alumacc.cc:474:replace_alu$7362.C[5] I0=soc.simpleuart.cfg_divider[4] I1=$abc$61454$n10504
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[5] CO=$auto$alumacc.cc:474:replace_alu$7362.C[6] I0=soc.simpleuart.cfg_divider[5] I1=$abc$61454$n10506
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[6] CO=$auto$alumacc.cc:474:replace_alu$7362.C[7] I0=soc.simpleuart.cfg_divider[6] I1=$abc$61454$n10508
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[7] CO=$auto$alumacc.cc:474:replace_alu$7362.C[8] I0=soc.simpleuart.cfg_divider[7] I1=$abc$61454$n10510
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[8] CO=$auto$alumacc.cc:474:replace_alu$7362.C[9] I0=soc.simpleuart.cfg_divider[8] I1=$abc$61454$n10349
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7362.C[9] CO=$auto$alumacc.cc:474:replace_alu$7362.C[10] I0=soc.simpleuart.cfg_divider[9] I1=$abc$61454$n10351
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7367.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$61454$n10436
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[10] CO=$auto$alumacc.cc:474:replace_alu$7367.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$61454$n10446
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[11] CO=$auto$alumacc.cc:474:replace_alu$7367.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$61454$n10447
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[12] CO=$auto$alumacc.cc:474:replace_alu$7367.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$61454$n10448
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[13] CO=$auto$alumacc.cc:474:replace_alu$7367.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$61454$n10449
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[14] CO=$auto$alumacc.cc:474:replace_alu$7367.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$61454$n10450
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[15] CO=$auto$alumacc.cc:474:replace_alu$7367.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$61454$n10451
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[16] CO=$auto$alumacc.cc:474:replace_alu$7367.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$61454$n10452
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[17] CO=$auto$alumacc.cc:474:replace_alu$7367.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$61454$n10453
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[18] CO=$auto$alumacc.cc:474:replace_alu$7367.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$61454$n10454
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[19] CO=$auto$alumacc.cc:474:replace_alu$7367.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$61454$n10455
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[1] CO=$auto$alumacc.cc:474:replace_alu$7367.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$61454$n10437
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[20] CO=$auto$alumacc.cc:474:replace_alu$7367.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$61454$n10456
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[21] CO=$auto$alumacc.cc:474:replace_alu$7367.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$61454$n10457
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[22] CO=$auto$alumacc.cc:474:replace_alu$7367.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$61454$n10458
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[23] CO=$auto$alumacc.cc:474:replace_alu$7367.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$61454$n10459
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[24] CO=$auto$alumacc.cc:474:replace_alu$7367.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$61454$n10460
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[25] CO=$auto$alumacc.cc:474:replace_alu$7367.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$61454$n10461
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[26] CO=$auto$alumacc.cc:474:replace_alu$7367.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$61454$n10462
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[27] CO=$auto$alumacc.cc:474:replace_alu$7367.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$61454$n10463
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[28] CO=$auto$alumacc.cc:474:replace_alu$7367.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$61454$n10464
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[29] CO=$auto$alumacc.cc:474:replace_alu$7367.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$61454$n10465
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[2] CO=$auto$alumacc.cc:474:replace_alu$7367.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$61454$n10438
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[30] CO=$auto$alumacc.cc:474:replace_alu$7367.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$61454$n10466
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[31] CO=$abc$61454$n10275 I0=soc.simpleuart.send_divcnt[31] I1=$abc$61454$n10467
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[3] CO=$auto$alumacc.cc:474:replace_alu$7367.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$61454$n10439
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[4] CO=$auto$alumacc.cc:474:replace_alu$7367.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$61454$n10440
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[5] CO=$auto$alumacc.cc:474:replace_alu$7367.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$61454$n10441
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[6] CO=$auto$alumacc.cc:474:replace_alu$7367.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$61454$n10442
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[7] CO=$auto$alumacc.cc:474:replace_alu$7367.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$61454$n10443
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[8] CO=$auto$alumacc.cc:474:replace_alu$7367.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$61454$n10444
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7367.C[9] CO=$auto$alumacc.cc:474:replace_alu$7367.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$61454$n10445
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7378.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$61454$n10373
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[10] CO=$auto$alumacc.cc:474:replace_alu$7378.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$61454$n10393
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[11] CO=$auto$alumacc.cc:474:replace_alu$7378.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$61454$n10395
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[12] CO=$auto$alumacc.cc:474:replace_alu$7378.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$61454$n10397
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[13] CO=$auto$alumacc.cc:474:replace_alu$7378.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$61454$n10399
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[14] CO=$auto$alumacc.cc:474:replace_alu$7378.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$61454$n10401
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[15] CO=$auto$alumacc.cc:474:replace_alu$7378.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$61454$n10403
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[16] CO=$auto$alumacc.cc:474:replace_alu$7378.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$61454$n10405
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[17] CO=$auto$alumacc.cc:474:replace_alu$7378.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$61454$n10407
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[18] CO=$auto$alumacc.cc:474:replace_alu$7378.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$61454$n10409
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[19] CO=$auto$alumacc.cc:474:replace_alu$7378.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$61454$n10411
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[1] CO=$auto$alumacc.cc:474:replace_alu$7378.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$61454$n10375
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[20] CO=$auto$alumacc.cc:474:replace_alu$7378.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$61454$n10413
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[21] CO=$auto$alumacc.cc:474:replace_alu$7378.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$61454$n10415
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[22] CO=$auto$alumacc.cc:474:replace_alu$7378.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$61454$n10417
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[23] CO=$auto$alumacc.cc:474:replace_alu$7378.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$61454$n10419
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[24] CO=$auto$alumacc.cc:474:replace_alu$7378.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$61454$n10421
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[25] CO=$auto$alumacc.cc:474:replace_alu$7378.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$61454$n10423
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[26] CO=$auto$alumacc.cc:474:replace_alu$7378.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$61454$n10425
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[27] CO=$auto$alumacc.cc:474:replace_alu$7378.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$61454$n10427
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[28] CO=$auto$alumacc.cc:474:replace_alu$7378.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$61454$n10429
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[29] CO=$auto$alumacc.cc:474:replace_alu$7378.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$61454$n10431
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[2] CO=$auto$alumacc.cc:474:replace_alu$7378.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$61454$n10377
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[30] CO=$auto$alumacc.cc:474:replace_alu$7378.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$61454$n10433
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[31] CO=$auto$alumacc.cc:474:replace_alu$7378.C[32] I0=soc.cpu.pcpi_div.dividend[31] I1=$abc$61454$n10435
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[32] CO=$auto$alumacc.cc:474:replace_alu$7378.C[33] I0=$false I1=$abc$61454$n311
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[33] CO=$auto$alumacc.cc:474:replace_alu$7378.C[34] I0=$false I1=$abc$61454$n309
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[34] CO=$auto$alumacc.cc:474:replace_alu$7378.C[35] I0=$false I1=$abc$61454$n308
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[35] CO=$auto$alumacc.cc:474:replace_alu$7378.C[36] I0=$false I1=$abc$61454$n306
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[36] CO=$auto$alumacc.cc:474:replace_alu$7378.C[37] I0=$false I1=$abc$61454$n305
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[37] CO=$auto$alumacc.cc:474:replace_alu$7378.C[38] I0=$false I1=$abc$61454$n303
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[38] CO=$auto$alumacc.cc:474:replace_alu$7378.C[39] I0=$false I1=$abc$61454$n302
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[39] CO=$auto$alumacc.cc:474:replace_alu$7378.C[40] I0=$false I1=$abc$61454$n300
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[3] CO=$auto$alumacc.cc:474:replace_alu$7378.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$61454$n10379
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[40] CO=$auto$alumacc.cc:474:replace_alu$7378.C[41] I0=$false I1=$abc$61454$n299
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[41] CO=$auto$alumacc.cc:474:replace_alu$7378.C[42] I0=$false I1=$abc$61454$n297
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[42] CO=$auto$alumacc.cc:474:replace_alu$7378.C[43] I0=$false I1=$abc$61454$n296
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[43] CO=$auto$alumacc.cc:474:replace_alu$7378.C[44] I0=$false I1=$abc$61454$n294
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[44] CO=$auto$alumacc.cc:474:replace_alu$7378.C[45] I0=$false I1=$abc$61454$n293
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[45] CO=$auto$alumacc.cc:474:replace_alu$7378.C[46] I0=$false I1=$abc$61454$n291
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[46] CO=$auto$alumacc.cc:474:replace_alu$7378.C[47] I0=$false I1=$abc$61454$n290
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[47] CO=$auto$alumacc.cc:474:replace_alu$7378.C[48] I0=$false I1=$abc$61454$n288
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[48] CO=$auto$alumacc.cc:474:replace_alu$7378.C[49] I0=$false I1=$abc$61454$n287
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[49] CO=$auto$alumacc.cc:474:replace_alu$7378.C[50] I0=$false I1=$abc$61454$n285
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[4] CO=$auto$alumacc.cc:474:replace_alu$7378.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$61454$n10381
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[50] CO=$auto$alumacc.cc:474:replace_alu$7378.C[51] I0=$false I1=$abc$61454$n284
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[51] CO=$auto$alumacc.cc:474:replace_alu$7378.C[52] I0=$false I1=$abc$61454$n282
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[52] CO=$auto$alumacc.cc:474:replace_alu$7378.C[53] I0=$false I1=$abc$61454$n281
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[53] CO=$auto$alumacc.cc:474:replace_alu$7378.C[54] I0=$false I1=$abc$61454$n279
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[54] CO=$auto$alumacc.cc:474:replace_alu$7378.C[55] I0=$false I1=$abc$61454$n278
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[55] CO=$auto$alumacc.cc:474:replace_alu$7378.C[56] I0=$false I1=$abc$61454$n276
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[56] CO=$auto$alumacc.cc:474:replace_alu$7378.C[57] I0=$false I1=$abc$61454$n275
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[57] CO=$auto$alumacc.cc:474:replace_alu$7378.C[58] I0=$false I1=$abc$61454$n273
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[58] CO=$auto$alumacc.cc:474:replace_alu$7378.C[59] I0=$false I1=$abc$61454$n272
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[59] CO=$auto$alumacc.cc:474:replace_alu$7378.C[60] I0=$false I1=$abc$61454$n270
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[5] CO=$auto$alumacc.cc:474:replace_alu$7378.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$61454$n10383
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[60] CO=$auto$alumacc.cc:474:replace_alu$7378.C[61] I0=$false I1=$abc$61454$n269
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[61] CO=$auto$alumacc.cc:474:replace_alu$7378.C[62] I0=$false I1=$abc$61454$n267
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[62] CO=$abc$61454$n10272 I0=$false I1=$abc$61454$n266
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[6] CO=$auto$alumacc.cc:474:replace_alu$7378.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$61454$n10385
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[7] CO=$auto$alumacc.cc:474:replace_alu$7378.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$61454$n10387
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[8] CO=$auto$alumacc.cc:474:replace_alu$7378.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$61454$n10389
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7378.C[9] CO=$auto$alumacc.cc:474:replace_alu$7378.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$61454$n10391
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2426|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[10] CO=$auto$alumacc.cc:474:replace_alu$7400.C[11] I0=$false I1=$abc$61454$n562
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[11] CO=$auto$alumacc.cc:474:replace_alu$7400.C[12] I0=$false I1=$abc$61454$n561
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[12] CO=$auto$alumacc.cc:474:replace_alu$7400.C[13] I0=$false I1=$abc$61454$n457
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[13] CO=$auto$alumacc.cc:474:replace_alu$7400.C[14] I0=$false I1=$abc$61454$n456
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[14] CO=$auto$alumacc.cc:474:replace_alu$7400.C[15] I0=$false I1=$abc$61454$n558
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[15] CO=$auto$alumacc.cc:474:replace_alu$7400.C[16] I0=$false I1=$abc$61454$n557
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[16] CO=$auto$alumacc.cc:474:replace_alu$7400.C[17] I0=$false I1=$abc$61454$n555
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[17] CO=$auto$alumacc.cc:474:replace_alu$7400.C[18] I0=$false I1=$abc$61454$n554
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[18] CO=$auto$alumacc.cc:474:replace_alu$7400.C[19] I0=$false I1=$abc$61454$n552
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[19] CO=$auto$alumacc.cc:474:replace_alu$7400.C[20] I0=$false I1=$abc$61454$n551
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n577 CO=$auto$alumacc.cc:474:replace_alu$7400.C[2] I0=$false I1=$abc$61454$n576
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[20] CO=$auto$alumacc.cc:474:replace_alu$7400.C[21] I0=$false I1=$abc$61454$n549
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[21] CO=$auto$alumacc.cc:474:replace_alu$7400.C[22] I0=$false I1=$abc$61454$n548
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[22] CO=$auto$alumacc.cc:474:replace_alu$7400.C[23] I0=$false I1=$abc$61454$n546
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[23] CO=$auto$alumacc.cc:474:replace_alu$7400.C[24] I0=$false I1=$abc$61454$n545
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[24] CO=$auto$alumacc.cc:474:replace_alu$7400.C[25] I0=$false I1=$abc$61454$n454
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[25] CO=$auto$alumacc.cc:474:replace_alu$7400.C[26] I0=$true I1=$abc$61454$n543
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[26] CO=$auto$alumacc.cc:474:replace_alu$7400.C[27] I0=$false I1=$abc$61454$n542
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[27] CO=$auto$alumacc.cc:474:replace_alu$7400.C[28] I0=$false I1=$abc$61454$n541
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[28] CO=$auto$alumacc.cc:474:replace_alu$7400.C[29] I0=$false I1=$abc$61454$n539
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[29] CO=$auto$alumacc.cc:474:replace_alu$7400.C[30] I0=$false I1=$abc$61454$n538
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[2] CO=$auto$alumacc.cc:474:replace_alu$7400.C[3] I0=$false I1=$abc$61454$n574
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[30] CO=$auto$alumacc.cc:474:replace_alu$7400.C[31] I0=$false I1=$abc$61454$n536
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[31] CO=$abc$61454$n10278 I0=$false I1=$abc$61454$n535
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[3] CO=$auto$alumacc.cc:474:replace_alu$7400.C[4] I0=$false I1=$abc$61454$n573
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[4] CO=$auto$alumacc.cc:474:replace_alu$7400.C[5] I0=$false I1=$abc$61454$n571
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[5] CO=$auto$alumacc.cc:474:replace_alu$7400.C[6] I0=$false I1=$abc$61454$n570
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[6] CO=$auto$alumacc.cc:474:replace_alu$7400.C[7] I0=$false I1=$abc$61454$n568
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[7] CO=$auto$alumacc.cc:474:replace_alu$7400.C[8] I0=$false I1=$abc$61454$n567
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[8] CO=$auto$alumacc.cc:474:replace_alu$7400.C[9] I0=$false I1=$abc$61454$n565
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7400.C[9] CO=$auto$alumacc.cc:474:replace_alu$7400.C[10] I0=$false I1=$abc$61454$n564
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n543 CO=$auto$alumacc.cc:474:replace_alu$7411.C[3] I0=$false I1=$abc$61454$n542
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[3] CO=$auto$alumacc.cc:474:replace_alu$7411.C[4] I0=$false I1=$abc$61454$n541
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[4] CO=$auto$alumacc.cc:474:replace_alu$7411.C[5] I0=$false I1=$abc$61454$n539
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[5] CO=$auto$alumacc.cc:474:replace_alu$7411.C[6] I0=$false I1=$abc$61454$n538
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[6] CO=$auto$alumacc.cc:474:replace_alu$7411.C[7] I0=$false I1=$abc$61454$n536
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7411.C[7] CO=$abc$61454$n10271 I0=$false I1=$abc$61454$n535
.attr src "hardware.v:123|picosoc.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[10] CO=$auto$alumacc.cc:474:replace_alu$7416.C[11] I0=$false I1=$abc$61454$n562
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[11] CO=$auto$alumacc.cc:474:replace_alu$7416.C[12] I0=$false I1=$abc$61454$n561
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[12] CO=$auto$alumacc.cc:474:replace_alu$7416.C[13] I0=$false I1=$abc$61454$n457
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[13] CO=$auto$alumacc.cc:474:replace_alu$7416.C[14] I0=$true I1=$abc$61454$n456
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[14] CO=$auto$alumacc.cc:474:replace_alu$7416.C[15] I0=$false I1=$abc$61454$n558
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[15] CO=$auto$alumacc.cc:474:replace_alu$7416.C[16] I0=$false I1=$abc$61454$n557
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[16] CO=$auto$alumacc.cc:474:replace_alu$7416.C[17] I0=$false I1=$abc$61454$n555
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[17] CO=$auto$alumacc.cc:474:replace_alu$7416.C[18] I0=$false I1=$abc$61454$n554
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[18] CO=$auto$alumacc.cc:474:replace_alu$7416.C[19] I0=$false I1=$abc$61454$n552
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[19] CO=$auto$alumacc.cc:474:replace_alu$7416.C[20] I0=$false I1=$abc$61454$n551
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n577 CO=$auto$alumacc.cc:474:replace_alu$7416.C[2] I0=$false I1=$abc$61454$n576
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[20] CO=$auto$alumacc.cc:474:replace_alu$7416.C[21] I0=$false I1=$abc$61454$n549
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[21] CO=$auto$alumacc.cc:474:replace_alu$7416.C[22] I0=$false I1=$abc$61454$n548
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[22] CO=$auto$alumacc.cc:474:replace_alu$7416.C[23] I0=$false I1=$abc$61454$n546
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[23] CO=$auto$alumacc.cc:474:replace_alu$7416.C[24] I0=$false I1=$abc$61454$n545
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[24] CO=$auto$alumacc.cc:474:replace_alu$7416.C[25] I0=$false I1=$abc$61454$n454
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[25] CO=$auto$alumacc.cc:474:replace_alu$7416.C[26] I0=$false I1=$abc$61454$n543
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[26] CO=$auto$alumacc.cc:474:replace_alu$7416.C[27] I0=$false I1=$abc$61454$n542
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[27] CO=$auto$alumacc.cc:474:replace_alu$7416.C[28] I0=$false I1=$abc$61454$n541
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[28] CO=$auto$alumacc.cc:474:replace_alu$7416.C[29] I0=$false I1=$abc$61454$n539
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[29] CO=$auto$alumacc.cc:474:replace_alu$7416.C[30] I0=$false I1=$abc$61454$n538
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[2] CO=$auto$alumacc.cc:474:replace_alu$7416.C[3] I0=$false I1=$abc$61454$n574
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[30] CO=$auto$alumacc.cc:474:replace_alu$7416.C[31] I0=$false I1=$abc$61454$n536
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[31] CO=$abc$61454$n10265 I0=$false I1=$abc$61454$n535
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[3] CO=$auto$alumacc.cc:474:replace_alu$7416.C[4] I0=$false I1=$abc$61454$n573
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[4] CO=$auto$alumacc.cc:474:replace_alu$7416.C[5] I0=$false I1=$abc$61454$n571
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[5] CO=$auto$alumacc.cc:474:replace_alu$7416.C[6] I0=$false I1=$abc$61454$n570
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[6] CO=$auto$alumacc.cc:474:replace_alu$7416.C[7] I0=$false I1=$abc$61454$n568
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[7] CO=$auto$alumacc.cc:474:replace_alu$7416.C[8] I0=$false I1=$abc$61454$n567
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[8] CO=$auto$alumacc.cc:474:replace_alu$7416.C[9] I0=$false I1=$abc$61454$n565
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7416.C[9] CO=$auto$alumacc.cc:474:replace_alu$7416.C[10] I0=$false I1=$abc$61454$n564
.attr src "hardware.v:123|picosoc.v:142|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7429.C[1] I0=soc.cpu.reg_op2[0] I1=$abc$61454$n10469
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[10] CO=$auto$alumacc.cc:474:replace_alu$7429.C[11] I0=soc.cpu.reg_op2[10] I1=$abc$61454$n10478
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[11] CO=$auto$alumacc.cc:474:replace_alu$7429.C[12] I0=soc.cpu.reg_op2[11] I1=$abc$61454$n10479
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[12] CO=$auto$alumacc.cc:474:replace_alu$7429.C[13] I0=soc.cpu.reg_op2[12] I1=$abc$61454$n10480
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[13] CO=$auto$alumacc.cc:474:replace_alu$7429.C[14] I0=soc.cpu.reg_op2[13] I1=$abc$61454$n10481
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[14] CO=$auto$alumacc.cc:474:replace_alu$7429.C[15] I0=soc.cpu.reg_op2[14] I1=$abc$61454$n10482
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[15] CO=$auto$alumacc.cc:474:replace_alu$7429.C[16] I0=soc.cpu.reg_op2[15] I1=$abc$61454$n10483
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[16] CO=$auto$alumacc.cc:474:replace_alu$7429.C[17] I0=soc.cpu.reg_op2[16] I1=$abc$61454$n10484
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[17] CO=$auto$alumacc.cc:474:replace_alu$7429.C[18] I0=soc.cpu.reg_op2[17] I1=$abc$61454$n10485
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[18] CO=$auto$alumacc.cc:474:replace_alu$7429.C[19] I0=soc.cpu.reg_op2[18] I1=$abc$61454$n10486
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[19] CO=$auto$alumacc.cc:474:replace_alu$7429.C[20] I0=soc.cpu.reg_op2[19] I1=$abc$61454$n10487
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[1] CO=$auto$alumacc.cc:474:replace_alu$7429.C[2] I0=soc.cpu.reg_op2[1] I1=$abc$61454$n10186
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[20] CO=$auto$alumacc.cc:474:replace_alu$7429.C[21] I0=soc.cpu.reg_op2[20] I1=$abc$61454$n10488
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[21] CO=$auto$alumacc.cc:474:replace_alu$7429.C[22] I0=soc.cpu.reg_op2[21] I1=$abc$61454$n10489
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[22] CO=$auto$alumacc.cc:474:replace_alu$7429.C[23] I0=soc.cpu.reg_op2[22] I1=$abc$61454$n10490
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[23] CO=$auto$alumacc.cc:474:replace_alu$7429.C[24] I0=soc.cpu.reg_op2[23] I1=$abc$61454$n10491
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[24] CO=$auto$alumacc.cc:474:replace_alu$7429.C[25] I0=soc.cpu.reg_op2[24] I1=$abc$61454$n10492
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[25] CO=$auto$alumacc.cc:474:replace_alu$7429.C[26] I0=soc.cpu.reg_op2[25] I1=$abc$61454$n10493
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[26] CO=$auto$alumacc.cc:474:replace_alu$7429.C[27] I0=soc.cpu.reg_op2[26] I1=$abc$61454$n10494
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[27] CO=$auto$alumacc.cc:474:replace_alu$7429.C[28] I0=soc.cpu.reg_op2[27] I1=$abc$61454$n10495
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[28] CO=$auto$alumacc.cc:474:replace_alu$7429.C[29] I0=soc.cpu.reg_op2[28] I1=$abc$61454$n10496
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[29] CO=$auto$alumacc.cc:474:replace_alu$7429.C[30] I0=soc.cpu.reg_op2[29] I1=$abc$61454$n10497
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[2] CO=$auto$alumacc.cc:474:replace_alu$7429.C[3] I0=soc.cpu.reg_op2[2] I1=$abc$61454$n10470
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[30] CO=$auto$alumacc.cc:474:replace_alu$7429.C[31] I0=soc.cpu.reg_op2[30] I1=$abc$61454$n10498
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[31] CO=$abc$61454$n10266 I0=soc.cpu.reg_op2[31] I1=$abc$61454$n10347
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[3] CO=$auto$alumacc.cc:474:replace_alu$7429.C[4] I0=soc.cpu.reg_op2[3] I1=$abc$61454$n10471
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[4] CO=$auto$alumacc.cc:474:replace_alu$7429.C[5] I0=soc.cpu.reg_op2[4] I1=$abc$61454$n10472
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[5] CO=$auto$alumacc.cc:474:replace_alu$7429.C[6] I0=soc.cpu.reg_op2[5] I1=$abc$61454$n10473
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[6] CO=$auto$alumacc.cc:474:replace_alu$7429.C[7] I0=soc.cpu.reg_op2[6] I1=$abc$61454$n10474
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[7] CO=$auto$alumacc.cc:474:replace_alu$7429.C[8] I0=soc.cpu.reg_op2[7] I1=$abc$61454$n10475
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[8] CO=$auto$alumacc.cc:474:replace_alu$7429.C[9] I0=soc.cpu.reg_op2[8] I1=$abc$61454$n10476
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7429.C[9] CO=$auto$alumacc.cc:474:replace_alu$7429.C[10] I0=soc.cpu.reg_op2[9] I1=$abc$61454$n10477
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7440.C[1] I0=soc.cpu.reg_op2[0] I1=$abc$61454$n10469
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[10] CO=$auto$alumacc.cc:474:replace_alu$7440.C[11] I0=soc.cpu.reg_op2[10] I1=$abc$61454$n10478
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[11] CO=$auto$alumacc.cc:474:replace_alu$7440.C[12] I0=soc.cpu.reg_op2[11] I1=$abc$61454$n10479
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[12] CO=$auto$alumacc.cc:474:replace_alu$7440.C[13] I0=soc.cpu.reg_op2[12] I1=$abc$61454$n10480
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[13] CO=$auto$alumacc.cc:474:replace_alu$7440.C[14] I0=soc.cpu.reg_op2[13] I1=$abc$61454$n10481
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[14] CO=$auto$alumacc.cc:474:replace_alu$7440.C[15] I0=soc.cpu.reg_op2[14] I1=$abc$61454$n10482
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[15] CO=$auto$alumacc.cc:474:replace_alu$7440.C[16] I0=soc.cpu.reg_op2[15] I1=$abc$61454$n10483
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[16] CO=$auto$alumacc.cc:474:replace_alu$7440.C[17] I0=soc.cpu.reg_op2[16] I1=$abc$61454$n10484
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[17] CO=$auto$alumacc.cc:474:replace_alu$7440.C[18] I0=soc.cpu.reg_op2[17] I1=$abc$61454$n10485
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[18] CO=$auto$alumacc.cc:474:replace_alu$7440.C[19] I0=soc.cpu.reg_op2[18] I1=$abc$61454$n10486
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[19] CO=$auto$alumacc.cc:474:replace_alu$7440.C[20] I0=soc.cpu.reg_op2[19] I1=$abc$61454$n10487
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[1] CO=$auto$alumacc.cc:474:replace_alu$7440.C[2] I0=soc.cpu.reg_op2[1] I1=$abc$61454$n10186
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[20] CO=$auto$alumacc.cc:474:replace_alu$7440.C[21] I0=soc.cpu.reg_op2[20] I1=$abc$61454$n10488
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[21] CO=$auto$alumacc.cc:474:replace_alu$7440.C[22] I0=soc.cpu.reg_op2[21] I1=$abc$61454$n10489
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[22] CO=$auto$alumacc.cc:474:replace_alu$7440.C[23] I0=soc.cpu.reg_op2[22] I1=$abc$61454$n10490
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[23] CO=$auto$alumacc.cc:474:replace_alu$7440.C[24] I0=soc.cpu.reg_op2[23] I1=$abc$61454$n10491
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[24] CO=$auto$alumacc.cc:474:replace_alu$7440.C[25] I0=soc.cpu.reg_op2[24] I1=$abc$61454$n10492
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[25] CO=$auto$alumacc.cc:474:replace_alu$7440.C[26] I0=soc.cpu.reg_op2[25] I1=$abc$61454$n10493
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[26] CO=$auto$alumacc.cc:474:replace_alu$7440.C[27] I0=soc.cpu.reg_op2[26] I1=$abc$61454$n10494
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[27] CO=$auto$alumacc.cc:474:replace_alu$7440.C[28] I0=soc.cpu.reg_op2[27] I1=$abc$61454$n10495
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[28] CO=$auto$alumacc.cc:474:replace_alu$7440.C[29] I0=soc.cpu.reg_op2[28] I1=$abc$61454$n10496
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[29] CO=$auto$alumacc.cc:474:replace_alu$7440.C[30] I0=soc.cpu.reg_op2[29] I1=$abc$61454$n10497
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[2] CO=$auto$alumacc.cc:474:replace_alu$7440.C[3] I0=soc.cpu.reg_op2[2] I1=$abc$61454$n10470
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[30] CO=$abc$61454$n10629 I0=soc.cpu.reg_op2[30] I1=$abc$61454$n10498
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=$abc$61454$n10347 I3=$abc$61454$n10629 O=$abc$61454$n10631
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$61454$n10629 CO=$abc$61454$n10628 I0=soc.cpu.reg_op2[31] I1=$abc$61454$n10347
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[3] CO=$auto$alumacc.cc:474:replace_alu$7440.C[4] I0=soc.cpu.reg_op2[3] I1=$abc$61454$n10471
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[4] CO=$auto$alumacc.cc:474:replace_alu$7440.C[5] I0=soc.cpu.reg_op2[4] I1=$abc$61454$n10472
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[5] CO=$auto$alumacc.cc:474:replace_alu$7440.C[6] I0=soc.cpu.reg_op2[5] I1=$abc$61454$n10473
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[6] CO=$auto$alumacc.cc:474:replace_alu$7440.C[7] I0=soc.cpu.reg_op2[6] I1=$abc$61454$n10474
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[7] CO=$auto$alumacc.cc:474:replace_alu$7440.C[8] I0=soc.cpu.reg_op2[7] I1=$abc$61454$n10475
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[8] CO=$auto$alumacc.cc:474:replace_alu$7440.C[9] I0=soc.cpu.reg_op2[8] I1=$abc$61454$n10476
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7440.C[9] CO=$auto$alumacc.cc:474:replace_alu$7440.C[10] I0=soc.cpu.reg_op2[9] I1=$abc$61454$n10477
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1220|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$false O=$abc$61454$n7158
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7453.C[1] I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[10] I2=soc.cpu.reg_op1[10] I3=$auto$alumacc.cc:474:replace_alu$7453.C[10] O=$abc$61454$n7188
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[10] CO=$auto$alumacc.cc:474:replace_alu$7453.C[11] I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op1[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[11] I2=soc.cpu.reg_op1[11] I3=$auto$alumacc.cc:474:replace_alu$7453.C[11] O=$abc$61454$n7191
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[11] CO=$auto$alumacc.cc:474:replace_alu$7453.C[12] I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op1[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[12] I2=soc.cpu.reg_op1[12] I3=$auto$alumacc.cc:474:replace_alu$7453.C[12] O=$abc$61454$n7194
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[12] CO=$auto$alumacc.cc:474:replace_alu$7453.C[13] I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op1[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op1[13] I3=$auto$alumacc.cc:474:replace_alu$7453.C[13] O=$abc$61454$n7197
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[13] CO=$auto$alumacc.cc:474:replace_alu$7453.C[14] I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[14] I2=soc.cpu.reg_op1[14] I3=$auto$alumacc.cc:474:replace_alu$7453.C[14] O=$abc$61454$n7200
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[14] CO=$auto$alumacc.cc:474:replace_alu$7453.C[15] I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[15] I2=soc.cpu.reg_op1[15] I3=$auto$alumacc.cc:474:replace_alu$7453.C[15] O=$abc$61454$n7203
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[15] CO=$auto$alumacc.cc:474:replace_alu$7453.C[16] I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[16] I2=soc.cpu.reg_op1[16] I3=$auto$alumacc.cc:474:replace_alu$7453.C[16] O=$abc$61454$n7206
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[16] CO=$auto$alumacc.cc:474:replace_alu$7453.C[17] I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op1[17] I3=$auto$alumacc.cc:474:replace_alu$7453.C[17] O=$abc$61454$n7209
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[17] CO=$auto$alumacc.cc:474:replace_alu$7453.C[18] I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[18] I2=soc.cpu.reg_op1[18] I3=$auto$alumacc.cc:474:replace_alu$7453.C[18] O=$abc$61454$n7212
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[18] CO=$auto$alumacc.cc:474:replace_alu$7453.C[19] I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op1[19] I3=$auto$alumacc.cc:474:replace_alu$7453.C[19] O=$abc$61454$n7215
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[19] CO=$auto$alumacc.cc:474:replace_alu$7453.C[20] I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op1[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[1] I3=$auto$alumacc.cc:474:replace_alu$7453.C[1] O=$abc$61454$n7161
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[1] CO=$auto$alumacc.cc:474:replace_alu$7453.C[2] I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[20] I2=soc.cpu.reg_op1[20] I3=$auto$alumacc.cc:474:replace_alu$7453.C[20] O=$abc$61454$n7218
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[20] CO=$auto$alumacc.cc:474:replace_alu$7453.C[21] I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op1[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op1[21] I3=$auto$alumacc.cc:474:replace_alu$7453.C[21] O=$abc$61454$n7221
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[21] CO=$auto$alumacc.cc:474:replace_alu$7453.C[22] I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op1[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[22] I2=soc.cpu.reg_op1[22] I3=$auto$alumacc.cc:474:replace_alu$7453.C[22] O=$abc$61454$n7224
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[22] CO=$auto$alumacc.cc:474:replace_alu$7453.C[23] I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op1[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[23] I2=soc.cpu.reg_op1[23] I3=$auto$alumacc.cc:474:replace_alu$7453.C[23] O=$abc$61454$n7227
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[23] CO=$auto$alumacc.cc:474:replace_alu$7453.C[24] I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op1[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[24] I2=soc.cpu.reg_op1[24] I3=$auto$alumacc.cc:474:replace_alu$7453.C[24] O=$abc$61454$n7230
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[24] CO=$auto$alumacc.cc:474:replace_alu$7453.C[25] I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op1[25] I3=$auto$alumacc.cc:474:replace_alu$7453.C[25] O=$abc$61454$n7233
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[25] CO=$auto$alumacc.cc:474:replace_alu$7453.C[26] I0=soc.cpu.reg_op2[25] I1=soc.cpu.reg_op1[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[26] I2=soc.cpu.reg_op1[26] I3=$auto$alumacc.cc:474:replace_alu$7453.C[26] O=$abc$61454$n7236
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[26] CO=$auto$alumacc.cc:474:replace_alu$7453.C[27] I0=soc.cpu.reg_op2[26] I1=soc.cpu.reg_op1[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[27] I2=soc.cpu.reg_op1[27] I3=$auto$alumacc.cc:474:replace_alu$7453.C[27] O=$abc$61454$n7239
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[27] CO=$auto$alumacc.cc:474:replace_alu$7453.C[28] I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op1[28] I3=$auto$alumacc.cc:474:replace_alu$7453.C[28] O=$abc$61454$n7242
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[28] CO=$auto$alumacc.cc:474:replace_alu$7453.C[29] I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op1[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op1[29] I3=$auto$alumacc.cc:474:replace_alu$7453.C[29] O=$abc$61454$n7245
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[29] CO=$auto$alumacc.cc:474:replace_alu$7453.C[30] I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[2] I3=$auto$alumacc.cc:474:replace_alu$7453.C[2] O=$abc$61454$n7164
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[2] CO=$auto$alumacc.cc:474:replace_alu$7453.C[3] I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op1[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[30] I2=soc.cpu.reg_op1[30] I3=$auto$alumacc.cc:474:replace_alu$7453.C[30] O=$abc$61454$n7248
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[30] CO=$auto$alumacc.cc:474:replace_alu$7453.C[31] I0=soc.cpu.reg_op2[30] I1=soc.cpu.reg_op1[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7453.C[31] O=$abc$61454$n7251
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op1[3] I3=$auto$alumacc.cc:474:replace_alu$7453.C[3] O=$abc$61454$n7167
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[3] CO=$auto$alumacc.cc:474:replace_alu$7453.C[4] I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op1[4] I3=$auto$alumacc.cc:474:replace_alu$7453.C[4] O=$abc$61454$n7170
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[4] CO=$auto$alumacc.cc:474:replace_alu$7453.C[5] I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op1[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op1[5] I3=$auto$alumacc.cc:474:replace_alu$7453.C[5] O=$abc$61454$n7173
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[5] CO=$auto$alumacc.cc:474:replace_alu$7453.C[6] I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op1[6] I3=$auto$alumacc.cc:474:replace_alu$7453.C[6] O=$abc$61454$n7176
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[6] CO=$auto$alumacc.cc:474:replace_alu$7453.C[7] I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op1[7] I3=$auto$alumacc.cc:474:replace_alu$7453.C[7] O=$abc$61454$n7179
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[7] CO=$auto$alumacc.cc:474:replace_alu$7453.C[8] I0=soc.cpu.reg_op2[7] I1=soc.cpu.reg_op1[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[8] I2=soc.cpu.reg_op1[8] I3=$auto$alumacc.cc:474:replace_alu$7453.C[8] O=$abc$61454$n7182
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[8] CO=$auto$alumacc.cc:474:replace_alu$7453.C[9] I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op1[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op1[9] I3=$auto$alumacc.cc:474:replace_alu$7453.C[9] O=$abc$61454$n7185
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7453.C[9] CO=$auto$alumacc.cc:474:replace_alu$7453.C[10] I0=soc.cpu.reg_op2[9] I1=soc.cpu.reg_op1[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=$false I3=$false O=$abc$61454$n9444
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[10] O=$abc$61454$n9464
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[10] CO=$auto$alumacc.cc:474:replace_alu$7456.C[11] I0=soc.cpu.reg_pc[10] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[11] O=$abc$61454$n9466
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[11] CO=$auto$alumacc.cc:474:replace_alu$7456.C[12] I0=soc.cpu.reg_pc[11] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[12] O=$abc$61454$n9468
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[12] CO=$auto$alumacc.cc:474:replace_alu$7456.C[13] I0=soc.cpu.reg_pc[12] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[13] O=$abc$61454$n9470
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[13] CO=$auto$alumacc.cc:474:replace_alu$7456.C[14] I0=soc.cpu.reg_pc[13] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[14] O=$abc$61454$n9472
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[14] CO=$auto$alumacc.cc:474:replace_alu$7456.C[15] I0=soc.cpu.reg_pc[14] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[15] O=$abc$61454$n9474
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[15] CO=$auto$alumacc.cc:474:replace_alu$7456.C[16] I0=soc.cpu.reg_pc[15] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[16] O=$abc$61454$n9476
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[16] CO=$auto$alumacc.cc:474:replace_alu$7456.C[17] I0=soc.cpu.reg_pc[16] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[17] O=$abc$61454$n9478
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[17] CO=$auto$alumacc.cc:474:replace_alu$7456.C[18] I0=soc.cpu.reg_pc[17] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[18] O=$abc$61454$n9480
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[18] CO=$auto$alumacc.cc:474:replace_alu$7456.C[19] I0=soc.cpu.reg_pc[18] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[19] O=$abc$61454$n9482
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[19] CO=$auto$alumacc.cc:474:replace_alu$7456.C[20] I0=soc.cpu.reg_pc[19] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7456.C[2] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[20] O=$abc$61454$n9484
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[20] CO=$auto$alumacc.cc:474:replace_alu$7456.C[21] I0=soc.cpu.reg_pc[20] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[21] O=$abc$61454$n9486
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[21] CO=$auto$alumacc.cc:474:replace_alu$7456.C[22] I0=soc.cpu.reg_pc[21] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[22] O=$abc$61454$n9488
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[22] CO=$auto$alumacc.cc:474:replace_alu$7456.C[23] I0=soc.cpu.reg_pc[22] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[23] O=$abc$61454$n9490
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[23] CO=$auto$alumacc.cc:474:replace_alu$7456.C[24] I0=soc.cpu.reg_pc[23] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[24] O=$abc$61454$n9492
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[24] CO=$auto$alumacc.cc:474:replace_alu$7456.C[25] I0=soc.cpu.reg_pc[24] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[25] O=$abc$61454$n9494
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[25] CO=$auto$alumacc.cc:474:replace_alu$7456.C[26] I0=soc.cpu.reg_pc[25] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[26] O=$abc$61454$n9496
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[26] CO=$auto$alumacc.cc:474:replace_alu$7456.C[27] I0=soc.cpu.reg_pc[26] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[27] O=$abc$61454$n9498
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[27] CO=$auto$alumacc.cc:474:replace_alu$7456.C[28] I0=soc.cpu.reg_pc[27] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[28] O=$abc$61454$n9500
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[28] CO=$auto$alumacc.cc:474:replace_alu$7456.C[29] I0=soc.cpu.reg_pc[28] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[29] O=$abc$61454$n9502
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[29] CO=$auto$alumacc.cc:474:replace_alu$7456.C[30] I0=soc.cpu.reg_pc[29] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$61454$n10346 I3=$auto$alumacc.cc:474:replace_alu$7456.C[2] O=$abc$61454$n9448
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[2] CO=$auto$alumacc.cc:474:replace_alu$7456.C[3] I0=soc.cpu.reg_pc[2] I1=$abc$61454$n10346
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[30] O=$abc$61454$n9504
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[30] CO=$auto$alumacc.cc:474:replace_alu$7456.C[31] I0=soc.cpu.reg_pc[30] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[31] O=$abc$61454$n9506
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[3] O=$abc$61454$n9450
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[3] CO=$auto$alumacc.cc:474:replace_alu$7456.C[4] I0=soc.cpu.reg_pc[3] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[4] O=$abc$61454$n9452
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[4] CO=$auto$alumacc.cc:474:replace_alu$7456.C[5] I0=soc.cpu.reg_pc[4] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[5] O=$abc$61454$n9454
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[5] CO=$auto$alumacc.cc:474:replace_alu$7456.C[6] I0=soc.cpu.reg_pc[5] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[6] O=$abc$61454$n9456
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[6] CO=$auto$alumacc.cc:474:replace_alu$7456.C[7] I0=soc.cpu.reg_pc[6] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[7] O=$abc$61454$n9458
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[7] CO=$auto$alumacc.cc:474:replace_alu$7456.C[8] I0=soc.cpu.reg_pc[7] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[8] O=$abc$61454$n9460
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[8] CO=$auto$alumacc.cc:474:replace_alu$7456.C[9] I0=soc.cpu.reg_pc[8] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$7456.C[9] O=$abc$61454$n9462
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7456.C[9] CO=$auto$alumacc.cc:474:replace_alu$7456.C[10] I0=soc.cpu.reg_pc[9] I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1295|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=soc.cpu.count_cycle[0] I3=$false O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[10] I3=$auto$alumacc.cc:474:replace_alu$7459.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[10] CO=$auto$alumacc.cc:474:replace_alu$7459.C[11] I0=$false I1=soc.cpu.count_cycle[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[11] I3=$auto$alumacc.cc:474:replace_alu$7459.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[11] CO=$auto$alumacc.cc:474:replace_alu$7459.C[12] I0=$false I1=soc.cpu.count_cycle[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[12] I3=$auto$alumacc.cc:474:replace_alu$7459.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[12] CO=$auto$alumacc.cc:474:replace_alu$7459.C[13] I0=$false I1=soc.cpu.count_cycle[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[13] I3=$auto$alumacc.cc:474:replace_alu$7459.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[13] CO=$auto$alumacc.cc:474:replace_alu$7459.C[14] I0=$false I1=soc.cpu.count_cycle[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[14] I3=$auto$alumacc.cc:474:replace_alu$7459.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[14] CO=$auto$alumacc.cc:474:replace_alu$7459.C[15] I0=$false I1=soc.cpu.count_cycle[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[15] I3=$auto$alumacc.cc:474:replace_alu$7459.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[15] CO=$auto$alumacc.cc:474:replace_alu$7459.C[16] I0=$false I1=soc.cpu.count_cycle[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[16] I3=$auto$alumacc.cc:474:replace_alu$7459.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[16] CO=$auto$alumacc.cc:474:replace_alu$7459.C[17] I0=$false I1=soc.cpu.count_cycle[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[17] I3=$auto$alumacc.cc:474:replace_alu$7459.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[17] CO=$auto$alumacc.cc:474:replace_alu$7459.C[18] I0=$false I1=soc.cpu.count_cycle[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[18] I3=$auto$alumacc.cc:474:replace_alu$7459.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[18] CO=$auto$alumacc.cc:474:replace_alu$7459.C[19] I0=$false I1=soc.cpu.count_cycle[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[19] I3=$auto$alumacc.cc:474:replace_alu$7459.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[19] CO=$auto$alumacc.cc:474:replace_alu$7459.C[20] I0=$false I1=soc.cpu.count_cycle[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.cpu.count_cycle[0] CO=$auto$alumacc.cc:474:replace_alu$7459.C[2] I0=$false I1=soc.cpu.count_cycle[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[20] I3=$auto$alumacc.cc:474:replace_alu$7459.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[20] CO=$auto$alumacc.cc:474:replace_alu$7459.C[21] I0=$false I1=soc.cpu.count_cycle[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[21] I3=$auto$alumacc.cc:474:replace_alu$7459.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[21] CO=$auto$alumacc.cc:474:replace_alu$7459.C[22] I0=$false I1=soc.cpu.count_cycle[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[22] I3=$auto$alumacc.cc:474:replace_alu$7459.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[22] CO=$auto$alumacc.cc:474:replace_alu$7459.C[23] I0=$false I1=soc.cpu.count_cycle[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[23] I3=$auto$alumacc.cc:474:replace_alu$7459.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[23] CO=$auto$alumacc.cc:474:replace_alu$7459.C[24] I0=$false I1=soc.cpu.count_cycle[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[24] I3=$auto$alumacc.cc:474:replace_alu$7459.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[24] CO=$auto$alumacc.cc:474:replace_alu$7459.C[25] I0=$false I1=soc.cpu.count_cycle[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[25] I3=$auto$alumacc.cc:474:replace_alu$7459.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[25] CO=$auto$alumacc.cc:474:replace_alu$7459.C[26] I0=$false I1=soc.cpu.count_cycle[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[26] I3=$auto$alumacc.cc:474:replace_alu$7459.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[26] CO=$auto$alumacc.cc:474:replace_alu$7459.C[27] I0=$false I1=soc.cpu.count_cycle[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[27] I3=$auto$alumacc.cc:474:replace_alu$7459.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[27] CO=$auto$alumacc.cc:474:replace_alu$7459.C[28] I0=$false I1=soc.cpu.count_cycle[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[28] I3=$auto$alumacc.cc:474:replace_alu$7459.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[28] CO=$auto$alumacc.cc:474:replace_alu$7459.C[29] I0=$false I1=soc.cpu.count_cycle[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[29] I3=$auto$alumacc.cc:474:replace_alu$7459.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[29] CO=$auto$alumacc.cc:474:replace_alu$7459.C[30] I0=$false I1=soc.cpu.count_cycle[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[2] I3=$auto$alumacc.cc:474:replace_alu$7459.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[2] CO=$auto$alumacc.cc:474:replace_alu$7459.C[3] I0=$false I1=soc.cpu.count_cycle[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[30] I3=$auto$alumacc.cc:474:replace_alu$7459.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[30] CO=$auto$alumacc.cc:474:replace_alu$7459.C[31] I0=$false I1=soc.cpu.count_cycle[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[31] I3=$auto$alumacc.cc:474:replace_alu$7459.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[31] CO=$auto$alumacc.cc:474:replace_alu$7459.C[32] I0=$false I1=soc.cpu.count_cycle[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[32] I3=$auto$alumacc.cc:474:replace_alu$7459.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[32] CO=$auto$alumacc.cc:474:replace_alu$7459.C[33] I0=$false I1=soc.cpu.count_cycle[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[33] I3=$auto$alumacc.cc:474:replace_alu$7459.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[33] CO=$auto$alumacc.cc:474:replace_alu$7459.C[34] I0=$false I1=soc.cpu.count_cycle[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[34] I3=$auto$alumacc.cc:474:replace_alu$7459.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[34] CO=$auto$alumacc.cc:474:replace_alu$7459.C[35] I0=$false I1=soc.cpu.count_cycle[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[35] I3=$auto$alumacc.cc:474:replace_alu$7459.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[35] CO=$auto$alumacc.cc:474:replace_alu$7459.C[36] I0=$false I1=soc.cpu.count_cycle[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[36] I3=$auto$alumacc.cc:474:replace_alu$7459.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[36] CO=$auto$alumacc.cc:474:replace_alu$7459.C[37] I0=$false I1=soc.cpu.count_cycle[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[37] I3=$auto$alumacc.cc:474:replace_alu$7459.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[37] CO=$auto$alumacc.cc:474:replace_alu$7459.C[38] I0=$false I1=soc.cpu.count_cycle[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[38] I3=$auto$alumacc.cc:474:replace_alu$7459.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[38] CO=$auto$alumacc.cc:474:replace_alu$7459.C[39] I0=$false I1=soc.cpu.count_cycle[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[39] I3=$auto$alumacc.cc:474:replace_alu$7459.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[39] CO=$auto$alumacc.cc:474:replace_alu$7459.C[40] I0=$false I1=soc.cpu.count_cycle[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[3] I3=$auto$alumacc.cc:474:replace_alu$7459.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[3] CO=$auto$alumacc.cc:474:replace_alu$7459.C[4] I0=$false I1=soc.cpu.count_cycle[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[40] I3=$auto$alumacc.cc:474:replace_alu$7459.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[40] CO=$auto$alumacc.cc:474:replace_alu$7459.C[41] I0=$false I1=soc.cpu.count_cycle[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[41] I3=$auto$alumacc.cc:474:replace_alu$7459.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[41] CO=$auto$alumacc.cc:474:replace_alu$7459.C[42] I0=$false I1=soc.cpu.count_cycle[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[42] I3=$auto$alumacc.cc:474:replace_alu$7459.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[42] CO=$auto$alumacc.cc:474:replace_alu$7459.C[43] I0=$false I1=soc.cpu.count_cycle[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[43] I3=$auto$alumacc.cc:474:replace_alu$7459.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[43] CO=$auto$alumacc.cc:474:replace_alu$7459.C[44] I0=$false I1=soc.cpu.count_cycle[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[44] I3=$auto$alumacc.cc:474:replace_alu$7459.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[44] CO=$auto$alumacc.cc:474:replace_alu$7459.C[45] I0=$false I1=soc.cpu.count_cycle[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[45] I3=$auto$alumacc.cc:474:replace_alu$7459.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[45] CO=$auto$alumacc.cc:474:replace_alu$7459.C[46] I0=$false I1=soc.cpu.count_cycle[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[46] I3=$auto$alumacc.cc:474:replace_alu$7459.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[46] CO=$auto$alumacc.cc:474:replace_alu$7459.C[47] I0=$false I1=soc.cpu.count_cycle[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[47] I3=$auto$alumacc.cc:474:replace_alu$7459.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[47] CO=$auto$alumacc.cc:474:replace_alu$7459.C[48] I0=$false I1=soc.cpu.count_cycle[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[48] I3=$auto$alumacc.cc:474:replace_alu$7459.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[48] CO=$auto$alumacc.cc:474:replace_alu$7459.C[49] I0=$false I1=soc.cpu.count_cycle[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[49] I3=$auto$alumacc.cc:474:replace_alu$7459.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[49] CO=$auto$alumacc.cc:474:replace_alu$7459.C[50] I0=$false I1=soc.cpu.count_cycle[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[4] I3=$auto$alumacc.cc:474:replace_alu$7459.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[4] CO=$auto$alumacc.cc:474:replace_alu$7459.C[5] I0=$false I1=soc.cpu.count_cycle[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[50] I3=$auto$alumacc.cc:474:replace_alu$7459.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[50] CO=$auto$alumacc.cc:474:replace_alu$7459.C[51] I0=$false I1=soc.cpu.count_cycle[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[51] I3=$auto$alumacc.cc:474:replace_alu$7459.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[51] CO=$auto$alumacc.cc:474:replace_alu$7459.C[52] I0=$false I1=soc.cpu.count_cycle[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[52] I3=$auto$alumacc.cc:474:replace_alu$7459.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[52] CO=$auto$alumacc.cc:474:replace_alu$7459.C[53] I0=$false I1=soc.cpu.count_cycle[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[53] I3=$auto$alumacc.cc:474:replace_alu$7459.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[53] CO=$auto$alumacc.cc:474:replace_alu$7459.C[54] I0=$false I1=soc.cpu.count_cycle[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[54] I3=$auto$alumacc.cc:474:replace_alu$7459.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[54] CO=$auto$alumacc.cc:474:replace_alu$7459.C[55] I0=$false I1=soc.cpu.count_cycle[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[55] I3=$auto$alumacc.cc:474:replace_alu$7459.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[55] CO=$auto$alumacc.cc:474:replace_alu$7459.C[56] I0=$false I1=soc.cpu.count_cycle[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[56] I3=$auto$alumacc.cc:474:replace_alu$7459.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[56] CO=$auto$alumacc.cc:474:replace_alu$7459.C[57] I0=$false I1=soc.cpu.count_cycle[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[57] I3=$auto$alumacc.cc:474:replace_alu$7459.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[57] CO=$auto$alumacc.cc:474:replace_alu$7459.C[58] I0=$false I1=soc.cpu.count_cycle[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[58] I3=$auto$alumacc.cc:474:replace_alu$7459.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[58] CO=$auto$alumacc.cc:474:replace_alu$7459.C[59] I0=$false I1=soc.cpu.count_cycle[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[59] I3=$auto$alumacc.cc:474:replace_alu$7459.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[59] CO=$auto$alumacc.cc:474:replace_alu$7459.C[60] I0=$false I1=soc.cpu.count_cycle[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[5] I3=$auto$alumacc.cc:474:replace_alu$7459.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[5] CO=$auto$alumacc.cc:474:replace_alu$7459.C[6] I0=$false I1=soc.cpu.count_cycle[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[60] I3=$auto$alumacc.cc:474:replace_alu$7459.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[60] CO=$auto$alumacc.cc:474:replace_alu$7459.C[61] I0=$false I1=soc.cpu.count_cycle[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[61] I3=$auto$alumacc.cc:474:replace_alu$7459.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[61] CO=$auto$alumacc.cc:474:replace_alu$7459.C[62] I0=$false I1=soc.cpu.count_cycle[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[62] I3=$auto$alumacc.cc:474:replace_alu$7459.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[62] CO=$auto$alumacc.cc:474:replace_alu$7459.C[63] I0=$false I1=soc.cpu.count_cycle[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[63] I3=$auto$alumacc.cc:474:replace_alu$7459.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[63]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[6] I3=$auto$alumacc.cc:474:replace_alu$7459.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[6] CO=$auto$alumacc.cc:474:replace_alu$7459.C[7] I0=$false I1=soc.cpu.count_cycle[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[7] I3=$auto$alumacc.cc:474:replace_alu$7459.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[7] CO=$auto$alumacc.cc:474:replace_alu$7459.C[8] I0=$false I1=soc.cpu.count_cycle[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[8] I3=$auto$alumacc.cc:474:replace_alu$7459.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[8] CO=$auto$alumacc.cc:474:replace_alu$7459.C[9] I0=$false I1=soc.cpu.count_cycle[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_cycle[9] I3=$auto$alumacc.cc:474:replace_alu$7459.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7459.C[9] CO=$auto$alumacc.cc:474:replace_alu$7459.C[10] I0=$false I1=soc.cpu.count_cycle[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1405|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6499 I2=$false I3=$false O=$abc$61454$n6658
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n6529 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[10] O=$abc$61454$n6668
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[10] CO=$auto$alumacc.cc:474:replace_alu$7462.C[11] I0=$abc$61454$n6529 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6532 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[11] O=$abc$61454$n6669
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[11] CO=$auto$alumacc.cc:474:replace_alu$7462.C[12] I0=$abc$61454$n6532 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6535 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[12] O=$abc$61454$n6670
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[12] CO=$auto$alumacc.cc:474:replace_alu$7462.C[13] I0=$abc$61454$n6535 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6538 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[13] O=$abc$61454$n6671
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[13] CO=$auto$alumacc.cc:474:replace_alu$7462.C[14] I0=$abc$61454$n6538 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6541 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[14] O=$abc$61454$n6672
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[14] CO=$auto$alumacc.cc:474:replace_alu$7462.C[15] I0=$abc$61454$n6541 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6544 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[15] O=$abc$61454$n6673
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[15] CO=$auto$alumacc.cc:474:replace_alu$7462.C[16] I0=$abc$61454$n6544 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6547 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[16] O=$abc$61454$n6674
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[16] CO=$auto$alumacc.cc:474:replace_alu$7462.C[17] I0=$abc$61454$n6547 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6550 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[17] O=$abc$61454$n6675
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[17] CO=$auto$alumacc.cc:474:replace_alu$7462.C[18] I0=$abc$61454$n6550 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6553 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[18] O=$abc$61454$n6676
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[18] CO=$auto$alumacc.cc:474:replace_alu$7462.C[19] I0=$abc$61454$n6553 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6556 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[19] O=$abc$61454$n6677
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[19] CO=$auto$alumacc.cc:474:replace_alu$7462.C[20] I0=$abc$61454$n6556 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7462.C[2] I0=$abc$61454$n6502 I1=soc.cpu.compressed_instr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6559 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[20] O=$abc$61454$n6678
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[20] CO=$auto$alumacc.cc:474:replace_alu$7462.C[21] I0=$abc$61454$n6559 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6562 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[21] O=$abc$61454$n6679
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[21] CO=$auto$alumacc.cc:474:replace_alu$7462.C[22] I0=$abc$61454$n6562 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6565 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[22] O=$abc$61454$n6680
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[22] CO=$auto$alumacc.cc:474:replace_alu$7462.C[23] I0=$abc$61454$n6565 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6568 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[23] O=$abc$61454$n6681
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[23] CO=$auto$alumacc.cc:474:replace_alu$7462.C[24] I0=$abc$61454$n6568 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6571 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[24] O=$abc$61454$n6682
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[24] CO=$auto$alumacc.cc:474:replace_alu$7462.C[25] I0=$abc$61454$n6571 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6574 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[25] O=$abc$61454$n6683
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[25] CO=$auto$alumacc.cc:474:replace_alu$7462.C[26] I0=$abc$61454$n6574 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6577 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[26] O=$abc$61454$n6684
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[26] CO=$auto$alumacc.cc:474:replace_alu$7462.C[27] I0=$abc$61454$n6577 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6580 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[27] O=$abc$61454$n6685
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[27] CO=$auto$alumacc.cc:474:replace_alu$7462.C[28] I0=$abc$61454$n6580 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6583 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[28] O=$abc$61454$n6686
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[28] CO=$auto$alumacc.cc:474:replace_alu$7462.C[29] I0=$abc$61454$n6583 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6586 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[29] O=$abc$61454$n6687
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[29] CO=$auto$alumacc.cc:474:replace_alu$7462.C[30] I0=$abc$61454$n6586 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6505 I2=$abc$61454$n10468 I3=$auto$alumacc.cc:474:replace_alu$7462.C[2] O=$abc$61454$n6660
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[2] CO=$auto$alumacc.cc:474:replace_alu$7462.C[3] I0=$abc$61454$n6505 I1=$abc$61454$n10468
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6589 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[30] O=$abc$61454$n6688
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[30] CO=$auto$alumacc.cc:474:replace_alu$7462.C[31] I0=$abc$61454$n6589 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6592 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[31] O=$abc$61454$n6689
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n6508 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[3] O=$abc$61454$n6661
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[3] CO=$auto$alumacc.cc:474:replace_alu$7462.C[4] I0=$abc$61454$n6508 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6511 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[4] O=$abc$61454$n6662
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[4] CO=$auto$alumacc.cc:474:replace_alu$7462.C[5] I0=$abc$61454$n6511 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6514 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[5] O=$abc$61454$n6663
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[5] CO=$auto$alumacc.cc:474:replace_alu$7462.C[6] I0=$abc$61454$n6514 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6517 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[6] O=$abc$61454$n6664
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[6] CO=$auto$alumacc.cc:474:replace_alu$7462.C[7] I0=$abc$61454$n6517 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6520 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[7] O=$abc$61454$n6665
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[7] CO=$auto$alumacc.cc:474:replace_alu$7462.C[8] I0=$abc$61454$n6520 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6523 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[8] O=$abc$61454$n6666
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[8] CO=$auto$alumacc.cc:474:replace_alu$7462.C[9] I0=$abc$61454$n6523 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6526 I2=$false I3=$auto$alumacc.cc:474:replace_alu$7462.C[9] O=$abc$61454$n6667
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7462.C[9] CO=$auto$alumacc.cc:474:replace_alu$7462.C[10] I0=$abc$61454$n6526 I1=$false
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1530|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=soc.cpu.count_instr[0] I3=$false O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[10] I3=$auto$alumacc.cc:474:replace_alu$7465.C[10] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[10] CO=$auto$alumacc.cc:474:replace_alu$7465.C[11] I0=$false I1=soc.cpu.count_instr[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[11] I3=$auto$alumacc.cc:474:replace_alu$7465.C[11] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[11] CO=$auto$alumacc.cc:474:replace_alu$7465.C[12] I0=$false I1=soc.cpu.count_instr[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[12] I3=$auto$alumacc.cc:474:replace_alu$7465.C[12] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[12] CO=$auto$alumacc.cc:474:replace_alu$7465.C[13] I0=$false I1=soc.cpu.count_instr[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[13] I3=$auto$alumacc.cc:474:replace_alu$7465.C[13] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[13] CO=$auto$alumacc.cc:474:replace_alu$7465.C[14] I0=$false I1=soc.cpu.count_instr[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[14] I3=$auto$alumacc.cc:474:replace_alu$7465.C[14] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[14] CO=$auto$alumacc.cc:474:replace_alu$7465.C[15] I0=$false I1=soc.cpu.count_instr[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[15] I3=$auto$alumacc.cc:474:replace_alu$7465.C[15] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[15] CO=$auto$alumacc.cc:474:replace_alu$7465.C[16] I0=$false I1=soc.cpu.count_instr[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[16] I3=$auto$alumacc.cc:474:replace_alu$7465.C[16] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[16] CO=$auto$alumacc.cc:474:replace_alu$7465.C[17] I0=$false I1=soc.cpu.count_instr[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[17] I3=$auto$alumacc.cc:474:replace_alu$7465.C[17] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[17] CO=$auto$alumacc.cc:474:replace_alu$7465.C[18] I0=$false I1=soc.cpu.count_instr[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[18] I3=$auto$alumacc.cc:474:replace_alu$7465.C[18] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[18] CO=$auto$alumacc.cc:474:replace_alu$7465.C[19] I0=$false I1=soc.cpu.count_instr[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[19] I3=$auto$alumacc.cc:474:replace_alu$7465.C[19] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[19] CO=$auto$alumacc.cc:474:replace_alu$7465.C[20] I0=$false I1=soc.cpu.count_instr[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.cpu.count_instr[0] CO=$auto$alumacc.cc:474:replace_alu$7465.C[2] I0=$false I1=soc.cpu.count_instr[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[20] I3=$auto$alumacc.cc:474:replace_alu$7465.C[20] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[20] CO=$auto$alumacc.cc:474:replace_alu$7465.C[21] I0=$false I1=soc.cpu.count_instr[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[21] I3=$auto$alumacc.cc:474:replace_alu$7465.C[21] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[21] CO=$auto$alumacc.cc:474:replace_alu$7465.C[22] I0=$false I1=soc.cpu.count_instr[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[22] I3=$auto$alumacc.cc:474:replace_alu$7465.C[22] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[22] CO=$auto$alumacc.cc:474:replace_alu$7465.C[23] I0=$false I1=soc.cpu.count_instr[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[23] I3=$auto$alumacc.cc:474:replace_alu$7465.C[23] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[23] CO=$auto$alumacc.cc:474:replace_alu$7465.C[24] I0=$false I1=soc.cpu.count_instr[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[24] I3=$auto$alumacc.cc:474:replace_alu$7465.C[24] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[24] CO=$auto$alumacc.cc:474:replace_alu$7465.C[25] I0=$false I1=soc.cpu.count_instr[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[25] I3=$auto$alumacc.cc:474:replace_alu$7465.C[25] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[25] CO=$auto$alumacc.cc:474:replace_alu$7465.C[26] I0=$false I1=soc.cpu.count_instr[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[26] I3=$auto$alumacc.cc:474:replace_alu$7465.C[26] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[26] CO=$auto$alumacc.cc:474:replace_alu$7465.C[27] I0=$false I1=soc.cpu.count_instr[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[27] I3=$auto$alumacc.cc:474:replace_alu$7465.C[27] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[27] CO=$auto$alumacc.cc:474:replace_alu$7465.C[28] I0=$false I1=soc.cpu.count_instr[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[28] I3=$auto$alumacc.cc:474:replace_alu$7465.C[28] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[28] CO=$auto$alumacc.cc:474:replace_alu$7465.C[29] I0=$false I1=soc.cpu.count_instr[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[29] I3=$auto$alumacc.cc:474:replace_alu$7465.C[29] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[29] CO=$auto$alumacc.cc:474:replace_alu$7465.C[30] I0=$false I1=soc.cpu.count_instr[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[2] I3=$auto$alumacc.cc:474:replace_alu$7465.C[2] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[2] CO=$auto$alumacc.cc:474:replace_alu$7465.C[3] I0=$false I1=soc.cpu.count_instr[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[30] I3=$auto$alumacc.cc:474:replace_alu$7465.C[30] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[30] CO=$auto$alumacc.cc:474:replace_alu$7465.C[31] I0=$false I1=soc.cpu.count_instr[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[31] I3=$auto$alumacc.cc:474:replace_alu$7465.C[31] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[31] CO=$auto$alumacc.cc:474:replace_alu$7465.C[32] I0=$false I1=soc.cpu.count_instr[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[32] I3=$auto$alumacc.cc:474:replace_alu$7465.C[32] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[32] CO=$auto$alumacc.cc:474:replace_alu$7465.C[33] I0=$false I1=soc.cpu.count_instr[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[33] I3=$auto$alumacc.cc:474:replace_alu$7465.C[33] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[33] CO=$auto$alumacc.cc:474:replace_alu$7465.C[34] I0=$false I1=soc.cpu.count_instr[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[34] I3=$auto$alumacc.cc:474:replace_alu$7465.C[34] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[34] CO=$auto$alumacc.cc:474:replace_alu$7465.C[35] I0=$false I1=soc.cpu.count_instr[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[35] I3=$auto$alumacc.cc:474:replace_alu$7465.C[35] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[35] CO=$auto$alumacc.cc:474:replace_alu$7465.C[36] I0=$false I1=soc.cpu.count_instr[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[36] I3=$auto$alumacc.cc:474:replace_alu$7465.C[36] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[36] CO=$auto$alumacc.cc:474:replace_alu$7465.C[37] I0=$false I1=soc.cpu.count_instr[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[37] I3=$auto$alumacc.cc:474:replace_alu$7465.C[37] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[37] CO=$auto$alumacc.cc:474:replace_alu$7465.C[38] I0=$false I1=soc.cpu.count_instr[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[38] I3=$auto$alumacc.cc:474:replace_alu$7465.C[38] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[38] CO=$auto$alumacc.cc:474:replace_alu$7465.C[39] I0=$false I1=soc.cpu.count_instr[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[39] I3=$auto$alumacc.cc:474:replace_alu$7465.C[39] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[39] CO=$auto$alumacc.cc:474:replace_alu$7465.C[40] I0=$false I1=soc.cpu.count_instr[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[3] I3=$auto$alumacc.cc:474:replace_alu$7465.C[3] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[3] CO=$auto$alumacc.cc:474:replace_alu$7465.C[4] I0=$false I1=soc.cpu.count_instr[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[40] I3=$auto$alumacc.cc:474:replace_alu$7465.C[40] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[40] CO=$auto$alumacc.cc:474:replace_alu$7465.C[41] I0=$false I1=soc.cpu.count_instr[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[41] I3=$auto$alumacc.cc:474:replace_alu$7465.C[41] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[41] CO=$auto$alumacc.cc:474:replace_alu$7465.C[42] I0=$false I1=soc.cpu.count_instr[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[42] I3=$auto$alumacc.cc:474:replace_alu$7465.C[42] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[42] CO=$auto$alumacc.cc:474:replace_alu$7465.C[43] I0=$false I1=soc.cpu.count_instr[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[43] I3=$auto$alumacc.cc:474:replace_alu$7465.C[43] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[43] CO=$auto$alumacc.cc:474:replace_alu$7465.C[44] I0=$false I1=soc.cpu.count_instr[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[44] I3=$auto$alumacc.cc:474:replace_alu$7465.C[44] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[44] CO=$auto$alumacc.cc:474:replace_alu$7465.C[45] I0=$false I1=soc.cpu.count_instr[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[45] I3=$auto$alumacc.cc:474:replace_alu$7465.C[45] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[45] CO=$auto$alumacc.cc:474:replace_alu$7465.C[46] I0=$false I1=soc.cpu.count_instr[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[46] I3=$auto$alumacc.cc:474:replace_alu$7465.C[46] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[46] CO=$auto$alumacc.cc:474:replace_alu$7465.C[47] I0=$false I1=soc.cpu.count_instr[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[47] I3=$auto$alumacc.cc:474:replace_alu$7465.C[47] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[47] CO=$auto$alumacc.cc:474:replace_alu$7465.C[48] I0=$false I1=soc.cpu.count_instr[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[48] I3=$auto$alumacc.cc:474:replace_alu$7465.C[48] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[48] CO=$auto$alumacc.cc:474:replace_alu$7465.C[49] I0=$false I1=soc.cpu.count_instr[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[49] I3=$auto$alumacc.cc:474:replace_alu$7465.C[49] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[49] CO=$auto$alumacc.cc:474:replace_alu$7465.C[50] I0=$false I1=soc.cpu.count_instr[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[4] I3=$auto$alumacc.cc:474:replace_alu$7465.C[4] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[4] CO=$auto$alumacc.cc:474:replace_alu$7465.C[5] I0=$false I1=soc.cpu.count_instr[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[50] I3=$auto$alumacc.cc:474:replace_alu$7465.C[50] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[50] CO=$auto$alumacc.cc:474:replace_alu$7465.C[51] I0=$false I1=soc.cpu.count_instr[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[51] I3=$auto$alumacc.cc:474:replace_alu$7465.C[51] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[51] CO=$auto$alumacc.cc:474:replace_alu$7465.C[52] I0=$false I1=soc.cpu.count_instr[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[52] I3=$auto$alumacc.cc:474:replace_alu$7465.C[52] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[52] CO=$auto$alumacc.cc:474:replace_alu$7465.C[53] I0=$false I1=soc.cpu.count_instr[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[53] I3=$auto$alumacc.cc:474:replace_alu$7465.C[53] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[53] CO=$auto$alumacc.cc:474:replace_alu$7465.C[54] I0=$false I1=soc.cpu.count_instr[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[54] I3=$auto$alumacc.cc:474:replace_alu$7465.C[54] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[54] CO=$auto$alumacc.cc:474:replace_alu$7465.C[55] I0=$false I1=soc.cpu.count_instr[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[55] I3=$auto$alumacc.cc:474:replace_alu$7465.C[55] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[55] CO=$auto$alumacc.cc:474:replace_alu$7465.C[56] I0=$false I1=soc.cpu.count_instr[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[56] I3=$auto$alumacc.cc:474:replace_alu$7465.C[56] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[56] CO=$auto$alumacc.cc:474:replace_alu$7465.C[57] I0=$false I1=soc.cpu.count_instr[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[57] I3=$auto$alumacc.cc:474:replace_alu$7465.C[57] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[57] CO=$auto$alumacc.cc:474:replace_alu$7465.C[58] I0=$false I1=soc.cpu.count_instr[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[58] I3=$auto$alumacc.cc:474:replace_alu$7465.C[58] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[58] CO=$auto$alumacc.cc:474:replace_alu$7465.C[59] I0=$false I1=soc.cpu.count_instr[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[59] I3=$auto$alumacc.cc:474:replace_alu$7465.C[59] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[59] CO=$auto$alumacc.cc:474:replace_alu$7465.C[60] I0=$false I1=soc.cpu.count_instr[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[5] I3=$auto$alumacc.cc:474:replace_alu$7465.C[5] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[5] CO=$auto$alumacc.cc:474:replace_alu$7465.C[6] I0=$false I1=soc.cpu.count_instr[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[60] I3=$auto$alumacc.cc:474:replace_alu$7465.C[60] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[60] CO=$auto$alumacc.cc:474:replace_alu$7465.C[61] I0=$false I1=soc.cpu.count_instr[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[61] I3=$auto$alumacc.cc:474:replace_alu$7465.C[61] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[61] CO=$auto$alumacc.cc:474:replace_alu$7465.C[62] I0=$false I1=soc.cpu.count_instr[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[62] I3=$auto$alumacc.cc:474:replace_alu$7465.C[62] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[62] CO=$auto$alumacc.cc:474:replace_alu$7465.C[63] I0=$false I1=soc.cpu.count_instr[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[63] I3=$auto$alumacc.cc:474:replace_alu$7465.C[63] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[63]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[6] I3=$auto$alumacc.cc:474:replace_alu$7465.C[6] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[6] CO=$auto$alumacc.cc:474:replace_alu$7465.C[7] I0=$false I1=soc.cpu.count_instr[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[7] I3=$auto$alumacc.cc:474:replace_alu$7465.C[7] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[7] CO=$auto$alumacc.cc:474:replace_alu$7465.C[8] I0=$false I1=soc.cpu.count_instr[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[8] I3=$auto$alumacc.cc:474:replace_alu$7465.C[8] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[8] CO=$auto$alumacc.cc:474:replace_alu$7465.C[9] I0=$false I1=soc.cpu.count_instr[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.count_instr[9] I3=$auto$alumacc.cc:474:replace_alu$7465.C[9] O=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7465.C[9] CO=$auto$alumacc.cc:474:replace_alu$7465.C[10] I0=$false I1=soc.cpu.count_instr[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1542|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6499 I2=soc.cpu.decoded_imm_uj[0] I3=$false O=$abc$61454$n6722
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7468.C[1] I0=$abc$61454$n6499 I1=soc.cpu.decoded_imm_uj[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6529 I2=soc.cpu.decoded_imm_uj[10] I3=$auto$alumacc.cc:474:replace_alu$7468.C[10] O=$abc$61454$n6732
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[10] CO=$auto$alumacc.cc:474:replace_alu$7468.C[11] I0=$abc$61454$n6529 I1=soc.cpu.decoded_imm_uj[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6532 I2=soc.cpu.decoded_imm_uj[11] I3=$auto$alumacc.cc:474:replace_alu$7468.C[11] O=$abc$61454$n6733
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[11] CO=$auto$alumacc.cc:474:replace_alu$7468.C[12] I0=$abc$61454$n6532 I1=soc.cpu.decoded_imm_uj[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6535 I2=soc.cpu.decoded_imm_uj[12] I3=$auto$alumacc.cc:474:replace_alu$7468.C[12] O=$abc$61454$n6734
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[12] CO=$auto$alumacc.cc:474:replace_alu$7468.C[13] I0=$abc$61454$n6535 I1=soc.cpu.decoded_imm_uj[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6538 I2=soc.cpu.decoded_imm_uj[13] I3=$auto$alumacc.cc:474:replace_alu$7468.C[13] O=$abc$61454$n6735
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[13] CO=$auto$alumacc.cc:474:replace_alu$7468.C[14] I0=$abc$61454$n6538 I1=soc.cpu.decoded_imm_uj[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6541 I2=soc.cpu.decoded_imm_uj[14] I3=$auto$alumacc.cc:474:replace_alu$7468.C[14] O=$abc$61454$n6736
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[14] CO=$auto$alumacc.cc:474:replace_alu$7468.C[15] I0=$abc$61454$n6541 I1=soc.cpu.decoded_imm_uj[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6544 I2=soc.cpu.decoded_imm_uj[15] I3=$auto$alumacc.cc:474:replace_alu$7468.C[15] O=$abc$61454$n6737
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[15] CO=$auto$alumacc.cc:474:replace_alu$7468.C[16] I0=$abc$61454$n6544 I1=soc.cpu.decoded_imm_uj[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6547 I2=soc.cpu.decoded_imm_uj[16] I3=$auto$alumacc.cc:474:replace_alu$7468.C[16] O=$abc$61454$n6738
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[16] CO=$auto$alumacc.cc:474:replace_alu$7468.C[17] I0=$abc$61454$n6547 I1=soc.cpu.decoded_imm_uj[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6550 I2=soc.cpu.decoded_imm_uj[17] I3=$auto$alumacc.cc:474:replace_alu$7468.C[17] O=$abc$61454$n6739
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[17] CO=$auto$alumacc.cc:474:replace_alu$7468.C[18] I0=$abc$61454$n6550 I1=soc.cpu.decoded_imm_uj[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6553 I2=soc.cpu.decoded_imm_uj[18] I3=$auto$alumacc.cc:474:replace_alu$7468.C[18] O=$abc$61454$n6740
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[18] CO=$auto$alumacc.cc:474:replace_alu$7468.C[19] I0=$abc$61454$n6553 I1=soc.cpu.decoded_imm_uj[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6556 I2=soc.cpu.decoded_imm_uj[19] I3=$auto$alumacc.cc:474:replace_alu$7468.C[19] O=$abc$61454$n6741
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[19] CO=$auto$alumacc.cc:474:replace_alu$7468.C[20] I0=$abc$61454$n6556 I1=soc.cpu.decoded_imm_uj[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6502 I2=soc.cpu.decoded_imm_uj[1] I3=$auto$alumacc.cc:474:replace_alu$7468.C[1] O=$abc$61454$n6723
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[1] CO=$auto$alumacc.cc:474:replace_alu$7468.C[2] I0=$abc$61454$n6502 I1=soc.cpu.decoded_imm_uj[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6559 I2=soc.cpu.decoded_imm_uj[20] I3=$auto$alumacc.cc:474:replace_alu$7468.C[20] O=$abc$61454$n6742
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[20] CO=$auto$alumacc.cc:474:replace_alu$7468.C[21] I0=$abc$61454$n6559 I1=soc.cpu.decoded_imm_uj[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6562 I2=soc.cpu.decoded_imm_uj[21] I3=$auto$alumacc.cc:474:replace_alu$7468.C[21] O=$abc$61454$n6743
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[21] CO=$auto$alumacc.cc:474:replace_alu$7468.C[22] I0=$abc$61454$n6562 I1=soc.cpu.decoded_imm_uj[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6565 I2=soc.cpu.decoded_imm_uj[22] I3=$auto$alumacc.cc:474:replace_alu$7468.C[22] O=$abc$61454$n6744
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[22] CO=$auto$alumacc.cc:474:replace_alu$7468.C[23] I0=$abc$61454$n6565 I1=soc.cpu.decoded_imm_uj[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6568 I2=soc.cpu.decoded_imm_uj[23] I3=$auto$alumacc.cc:474:replace_alu$7468.C[23] O=$abc$61454$n6745
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[23] CO=$auto$alumacc.cc:474:replace_alu$7468.C[24] I0=$abc$61454$n6568 I1=soc.cpu.decoded_imm_uj[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6571 I2=soc.cpu.decoded_imm_uj[24] I3=$auto$alumacc.cc:474:replace_alu$7468.C[24] O=$abc$61454$n6746
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[24] CO=$auto$alumacc.cc:474:replace_alu$7468.C[25] I0=$abc$61454$n6571 I1=soc.cpu.decoded_imm_uj[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6574 I2=soc.cpu.decoded_imm_uj[25] I3=$auto$alumacc.cc:474:replace_alu$7468.C[25] O=$abc$61454$n6747
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[25] CO=$auto$alumacc.cc:474:replace_alu$7468.C[26] I0=$abc$61454$n6574 I1=soc.cpu.decoded_imm_uj[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6577 I2=soc.cpu.decoded_imm_uj[26] I3=$auto$alumacc.cc:474:replace_alu$7468.C[26] O=$abc$61454$n6748
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[26] CO=$auto$alumacc.cc:474:replace_alu$7468.C[27] I0=$abc$61454$n6577 I1=soc.cpu.decoded_imm_uj[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6580 I2=soc.cpu.decoded_imm_uj[27] I3=$auto$alumacc.cc:474:replace_alu$7468.C[27] O=$abc$61454$n6749
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[27] CO=$auto$alumacc.cc:474:replace_alu$7468.C[28] I0=$abc$61454$n6580 I1=soc.cpu.decoded_imm_uj[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6583 I2=soc.cpu.decoded_imm_uj[28] I3=$auto$alumacc.cc:474:replace_alu$7468.C[28] O=$abc$61454$n6750
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[28] CO=$auto$alumacc.cc:474:replace_alu$7468.C[29] I0=$abc$61454$n6583 I1=soc.cpu.decoded_imm_uj[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6586 I2=soc.cpu.decoded_imm_uj[29] I3=$auto$alumacc.cc:474:replace_alu$7468.C[29] O=$abc$61454$n6751
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[29] CO=$auto$alumacc.cc:474:replace_alu$7468.C[30] I0=$abc$61454$n6586 I1=soc.cpu.decoded_imm_uj[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6505 I2=soc.cpu.decoded_imm_uj[2] I3=$auto$alumacc.cc:474:replace_alu$7468.C[2] O=$abc$61454$n6724
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[2] CO=$auto$alumacc.cc:474:replace_alu$7468.C[3] I0=$abc$61454$n6505 I1=soc.cpu.decoded_imm_uj[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6589 I2=soc.cpu.decoded_imm_uj[30] I3=$auto$alumacc.cc:474:replace_alu$7468.C[30] O=$abc$61454$n6752
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[30] CO=$auto$alumacc.cc:474:replace_alu$7468.C[31] I0=$abc$61454$n6589 I1=soc.cpu.decoded_imm_uj[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6592 I2=soc.cpu.decoded_imm_uj[31] I3=$auto$alumacc.cc:474:replace_alu$7468.C[31] O=$abc$61454$n6753
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n6508 I2=soc.cpu.decoded_imm_uj[3] I3=$auto$alumacc.cc:474:replace_alu$7468.C[3] O=$abc$61454$n6725
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[3] CO=$auto$alumacc.cc:474:replace_alu$7468.C[4] I0=$abc$61454$n6508 I1=soc.cpu.decoded_imm_uj[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6511 I2=soc.cpu.decoded_imm_uj[4] I3=$auto$alumacc.cc:474:replace_alu$7468.C[4] O=$abc$61454$n6726
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[4] CO=$auto$alumacc.cc:474:replace_alu$7468.C[5] I0=$abc$61454$n6511 I1=soc.cpu.decoded_imm_uj[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6514 I2=soc.cpu.decoded_imm_uj[5] I3=$auto$alumacc.cc:474:replace_alu$7468.C[5] O=$abc$61454$n6727
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[5] CO=$auto$alumacc.cc:474:replace_alu$7468.C[6] I0=$abc$61454$n6514 I1=soc.cpu.decoded_imm_uj[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6517 I2=soc.cpu.decoded_imm_uj[6] I3=$auto$alumacc.cc:474:replace_alu$7468.C[6] O=$abc$61454$n6728
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[6] CO=$auto$alumacc.cc:474:replace_alu$7468.C[7] I0=$abc$61454$n6517 I1=soc.cpu.decoded_imm_uj[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6520 I2=soc.cpu.decoded_imm_uj[7] I3=$auto$alumacc.cc:474:replace_alu$7468.C[7] O=$abc$61454$n6729
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[7] CO=$auto$alumacc.cc:474:replace_alu$7468.C[8] I0=$abc$61454$n6520 I1=soc.cpu.decoded_imm_uj[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6523 I2=soc.cpu.decoded_imm_uj[8] I3=$auto$alumacc.cc:474:replace_alu$7468.C[8] O=$abc$61454$n6730
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[8] CO=$auto$alumacc.cc:474:replace_alu$7468.C[9] I0=$abc$61454$n6523 I1=soc.cpu.decoded_imm_uj[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n6526 I2=soc.cpu.decoded_imm_uj[9] I3=$auto$alumacc.cc:474:replace_alu$7468.C[9] O=$abc$61454$n6731
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7468.C[9] CO=$auto$alumacc.cc:474:replace_alu$7468.C[10] I0=$abc$61454$n6526 I1=soc.cpu.decoded_imm_uj[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1547|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_pc[0] I3=$false O=$abc$61454$n11004
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7471.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_pc[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7471.C[10] O=$abc$61454$n11014
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[10] CO=$auto$alumacc.cc:474:replace_alu$7471.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_pc[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7471.C[11] O=$abc$61454$n11015
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[11] CO=$auto$alumacc.cc:474:replace_alu$7471.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_pc[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7471.C[12] O=$abc$61454$n11016
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[12] CO=$auto$alumacc.cc:474:replace_alu$7471.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_pc[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7471.C[13] O=$abc$61454$n11017
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[13] CO=$auto$alumacc.cc:474:replace_alu$7471.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_pc[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7471.C[14] O=$abc$61454$n11018
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[14] CO=$auto$alumacc.cc:474:replace_alu$7471.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_pc[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7471.C[15] O=$abc$61454$n11019
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[15] CO=$auto$alumacc.cc:474:replace_alu$7471.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_pc[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7471.C[16] O=$abc$61454$n11020
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[16] CO=$auto$alumacc.cc:474:replace_alu$7471.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_pc[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7471.C[17] O=$abc$61454$n11021
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[17] CO=$auto$alumacc.cc:474:replace_alu$7471.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_pc[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7471.C[18] O=$abc$61454$n11022
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[18] CO=$auto$alumacc.cc:474:replace_alu$7471.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_pc[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7471.C[19] O=$abc$61454$n11023
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[19] CO=$auto$alumacc.cc:474:replace_alu$7471.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_pc[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_pc[1] I3=$auto$alumacc.cc:474:replace_alu$7471.C[1] O=$abc$61454$n11005
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[1] CO=$auto$alumacc.cc:474:replace_alu$7471.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_pc[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7471.C[20] O=$abc$61454$n11024
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[20] CO=$auto$alumacc.cc:474:replace_alu$7471.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_pc[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7471.C[21] O=$abc$61454$n11025
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[21] CO=$auto$alumacc.cc:474:replace_alu$7471.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_pc[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7471.C[22] O=$abc$61454$n11026
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[22] CO=$auto$alumacc.cc:474:replace_alu$7471.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_pc[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7471.C[23] O=$abc$61454$n11027
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[23] CO=$auto$alumacc.cc:474:replace_alu$7471.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_pc[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7471.C[24] O=$abc$61454$n11028
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[24] CO=$auto$alumacc.cc:474:replace_alu$7471.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_pc[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7471.C[25] O=$abc$61454$n11029
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[25] CO=$auto$alumacc.cc:474:replace_alu$7471.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_pc[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7471.C[26] O=$abc$61454$n11030
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[26] CO=$auto$alumacc.cc:474:replace_alu$7471.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_pc[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7471.C[27] O=$abc$61454$n11031
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[27] CO=$auto$alumacc.cc:474:replace_alu$7471.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_pc[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7471.C[28] O=$abc$61454$n11032
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[28] CO=$auto$alumacc.cc:474:replace_alu$7471.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_pc[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7471.C[29] O=$abc$61454$n11033
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[29] CO=$auto$alumacc.cc:474:replace_alu$7471.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_pc[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_pc[2] I3=$auto$alumacc.cc:474:replace_alu$7471.C[2] O=$abc$61454$n11006
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[2] CO=$auto$alumacc.cc:474:replace_alu$7471.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_pc[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7471.C[30] O=$abc$61454$n11034
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[30] CO=$auto$alumacc.cc:474:replace_alu$7471.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_pc[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7471.C[31] O=$abc$61454$n11035
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7471.C[3] O=$abc$61454$n11007
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[3] CO=$auto$alumacc.cc:474:replace_alu$7471.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_pc[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7471.C[4] O=$abc$61454$n11008
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[4] CO=$auto$alumacc.cc:474:replace_alu$7471.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_pc[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7471.C[5] O=$abc$61454$n11009
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[5] CO=$auto$alumacc.cc:474:replace_alu$7471.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_pc[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7471.C[6] O=$abc$61454$n11010
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[6] CO=$auto$alumacc.cc:474:replace_alu$7471.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_pc[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7471.C[7] O=$abc$61454$n11011
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[7] CO=$auto$alumacc.cc:474:replace_alu$7471.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_pc[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7471.C[8] O=$abc$61454$n11012
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[8] CO=$auto$alumacc.cc:474:replace_alu$7471.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_pc[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7471.C[9] O=$abc$61454$n11013
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7471.C[9] CO=$auto$alumacc.cc:474:replace_alu$7471.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_pc[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1784|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_op1[0] I3=$false O=$abc$61454$n6943
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7474.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_op1[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_op1[10] I3=$auto$alumacc.cc:474:replace_alu$7474.C[10] O=$abc$61454$n6953
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[10] CO=$auto$alumacc.cc:474:replace_alu$7474.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_op1[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_op1[11] I3=$auto$alumacc.cc:474:replace_alu$7474.C[11] O=$abc$61454$n6954
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[11] CO=$auto$alumacc.cc:474:replace_alu$7474.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_op1[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_op1[12] I3=$auto$alumacc.cc:474:replace_alu$7474.C[12] O=$abc$61454$n6955
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[12] CO=$auto$alumacc.cc:474:replace_alu$7474.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_op1[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_op1[13] I3=$auto$alumacc.cc:474:replace_alu$7474.C[13] O=$abc$61454$n6956
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[13] CO=$auto$alumacc.cc:474:replace_alu$7474.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_op1[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_op1[14] I3=$auto$alumacc.cc:474:replace_alu$7474.C[14] O=$abc$61454$n6957
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[14] CO=$auto$alumacc.cc:474:replace_alu$7474.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_op1[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_op1[15] I3=$auto$alumacc.cc:474:replace_alu$7474.C[15] O=$abc$61454$n6958
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[15] CO=$auto$alumacc.cc:474:replace_alu$7474.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_op1[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_op1[16] I3=$auto$alumacc.cc:474:replace_alu$7474.C[16] O=$abc$61454$n6959
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[16] CO=$auto$alumacc.cc:474:replace_alu$7474.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_op1[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_op1[17] I3=$auto$alumacc.cc:474:replace_alu$7474.C[17] O=$abc$61454$n6960
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[17] CO=$auto$alumacc.cc:474:replace_alu$7474.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_op1[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_op1[18] I3=$auto$alumacc.cc:474:replace_alu$7474.C[18] O=$abc$61454$n6961
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[18] CO=$auto$alumacc.cc:474:replace_alu$7474.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_op1[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_op1[19] I3=$auto$alumacc.cc:474:replace_alu$7474.C[19] O=$abc$61454$n6962
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[19] CO=$auto$alumacc.cc:474:replace_alu$7474.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_op1[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_op1[1] I3=$auto$alumacc.cc:474:replace_alu$7474.C[1] O=$abc$61454$n6944
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[1] CO=$auto$alumacc.cc:474:replace_alu$7474.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_op1[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_op1[20] I3=$auto$alumacc.cc:474:replace_alu$7474.C[20] O=$abc$61454$n6963
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[20] CO=$auto$alumacc.cc:474:replace_alu$7474.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_op1[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_op1[21] I3=$auto$alumacc.cc:474:replace_alu$7474.C[21] O=$abc$61454$n6964
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[21] CO=$auto$alumacc.cc:474:replace_alu$7474.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_op1[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_op1[22] I3=$auto$alumacc.cc:474:replace_alu$7474.C[22] O=$abc$61454$n6965
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[22] CO=$auto$alumacc.cc:474:replace_alu$7474.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_op1[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_op1[23] I3=$auto$alumacc.cc:474:replace_alu$7474.C[23] O=$abc$61454$n6966
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[23] CO=$auto$alumacc.cc:474:replace_alu$7474.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_op1[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_op1[24] I3=$auto$alumacc.cc:474:replace_alu$7474.C[24] O=$abc$61454$n6967
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[24] CO=$auto$alumacc.cc:474:replace_alu$7474.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_op1[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_op1[25] I3=$auto$alumacc.cc:474:replace_alu$7474.C[25] O=$abc$61454$n6968
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[25] CO=$auto$alumacc.cc:474:replace_alu$7474.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_op1[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_op1[26] I3=$auto$alumacc.cc:474:replace_alu$7474.C[26] O=$abc$61454$n6969
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[26] CO=$auto$alumacc.cc:474:replace_alu$7474.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_op1[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_op1[27] I3=$auto$alumacc.cc:474:replace_alu$7474.C[27] O=$abc$61454$n6970
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[27] CO=$auto$alumacc.cc:474:replace_alu$7474.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_op1[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_op1[28] I3=$auto$alumacc.cc:474:replace_alu$7474.C[28] O=$abc$61454$n6971
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[28] CO=$auto$alumacc.cc:474:replace_alu$7474.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_op1[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_op1[29] I3=$auto$alumacc.cc:474:replace_alu$7474.C[29] O=$abc$61454$n6972
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[29] CO=$auto$alumacc.cc:474:replace_alu$7474.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_op1[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_op1[2] I3=$auto$alumacc.cc:474:replace_alu$7474.C[2] O=$abc$61454$n6945
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[2] CO=$auto$alumacc.cc:474:replace_alu$7474.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_op1[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_op1[30] I3=$auto$alumacc.cc:474:replace_alu$7474.C[30] O=$abc$61454$n6973
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[30] CO=$auto$alumacc.cc:474:replace_alu$7474.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_op1[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$7474.C[31] O=$abc$61454$n6974
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_op1[3] I3=$auto$alumacc.cc:474:replace_alu$7474.C[3] O=$abc$61454$n6946
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[3] CO=$auto$alumacc.cc:474:replace_alu$7474.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_op1[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_op1[4] I3=$auto$alumacc.cc:474:replace_alu$7474.C[4] O=$abc$61454$n6947
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[4] CO=$auto$alumacc.cc:474:replace_alu$7474.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_op1[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_op1[5] I3=$auto$alumacc.cc:474:replace_alu$7474.C[5] O=$abc$61454$n6948
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[5] CO=$auto$alumacc.cc:474:replace_alu$7474.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_op1[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_op1[6] I3=$auto$alumacc.cc:474:replace_alu$7474.C[6] O=$abc$61454$n6949
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[6] CO=$auto$alumacc.cc:474:replace_alu$7474.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_op1[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_op1[7] I3=$auto$alumacc.cc:474:replace_alu$7474.C[7] O=$abc$61454$n6950
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[7] CO=$auto$alumacc.cc:474:replace_alu$7474.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_op1[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_op1[8] I3=$auto$alumacc.cc:474:replace_alu$7474.C[8] O=$abc$61454$n6951
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[8] CO=$auto$alumacc.cc:474:replace_alu$7474.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_op1[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_op1[9] I3=$auto$alumacc.cc:474:replace_alu$7474.C[9] O=$abc$61454$n6952
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7474.C[9] CO=$auto$alumacc.cc:474:replace_alu$7474.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_op1[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1847|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_la_firstword_xfer I2=soc.cpu.next_pc[2] I3=$false O=$abc$61454$n7696
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7477.C[1] I0=soc.cpu.mem_la_firstword_xfer I1=soc.cpu.next_pc[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[12] I3=$auto$alumacc.cc:474:replace_alu$7477.C[10] O=$abc$61454$n7716
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[10] CO=$auto$alumacc.cc:474:replace_alu$7477.C[11] I0=$false I1=soc.cpu.next_pc[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[13] I3=$auto$alumacc.cc:474:replace_alu$7477.C[11] O=$abc$61454$n7718
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[11] CO=$auto$alumacc.cc:474:replace_alu$7477.C[12] I0=$false I1=soc.cpu.next_pc[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[14] I3=$auto$alumacc.cc:474:replace_alu$7477.C[12] O=$abc$61454$n7720
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[12] CO=$auto$alumacc.cc:474:replace_alu$7477.C[13] I0=$false I1=soc.cpu.next_pc[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[15] I3=$auto$alumacc.cc:474:replace_alu$7477.C[13] O=$abc$61454$n7722
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[13] CO=$auto$alumacc.cc:474:replace_alu$7477.C[14] I0=$false I1=soc.cpu.next_pc[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[16] I3=$auto$alumacc.cc:474:replace_alu$7477.C[14] O=$abc$61454$n7724
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[14] CO=$auto$alumacc.cc:474:replace_alu$7477.C[15] I0=$false I1=soc.cpu.next_pc[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[17] I3=$auto$alumacc.cc:474:replace_alu$7477.C[15] O=$abc$61454$n7726
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[15] CO=$auto$alumacc.cc:474:replace_alu$7477.C[16] I0=$false I1=soc.cpu.next_pc[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[18] I3=$auto$alumacc.cc:474:replace_alu$7477.C[16] O=$abc$61454$n7728
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[16] CO=$auto$alumacc.cc:474:replace_alu$7477.C[17] I0=$false I1=soc.cpu.next_pc[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[19] I3=$auto$alumacc.cc:474:replace_alu$7477.C[17] O=$abc$61454$n7730
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[17] CO=$auto$alumacc.cc:474:replace_alu$7477.C[18] I0=$false I1=soc.cpu.next_pc[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[20] I3=$auto$alumacc.cc:474:replace_alu$7477.C[18] O=$abc$61454$n7732
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[18] CO=$auto$alumacc.cc:474:replace_alu$7477.C[19] I0=$false I1=soc.cpu.next_pc[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[21] I3=$auto$alumacc.cc:474:replace_alu$7477.C[19] O=$abc$61454$n7734
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[19] CO=$auto$alumacc.cc:474:replace_alu$7477.C[20] I0=$false I1=soc.cpu.next_pc[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[3] I3=$auto$alumacc.cc:474:replace_alu$7477.C[1] O=$abc$61454$n7698
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[1] CO=$auto$alumacc.cc:474:replace_alu$7477.C[2] I0=$false I1=soc.cpu.next_pc[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[22] I3=$auto$alumacc.cc:474:replace_alu$7477.C[20] O=$abc$61454$n7736
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[20] CO=$auto$alumacc.cc:474:replace_alu$7477.C[21] I0=$false I1=soc.cpu.next_pc[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[23] I3=$auto$alumacc.cc:474:replace_alu$7477.C[21] O=$abc$61454$n7738
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[21] CO=$auto$alumacc.cc:474:replace_alu$7477.C[22] I0=$false I1=soc.cpu.next_pc[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[24] I3=$auto$alumacc.cc:474:replace_alu$7477.C[22] O=$abc$61454$n7740
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[22] CO=$auto$alumacc.cc:474:replace_alu$7477.C[23] I0=$false I1=soc.cpu.next_pc[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[25] I3=$auto$alumacc.cc:474:replace_alu$7477.C[23] O=$abc$61454$n7742
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[23] CO=$auto$alumacc.cc:474:replace_alu$7477.C[24] I0=$false I1=soc.cpu.next_pc[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[26] I3=$auto$alumacc.cc:474:replace_alu$7477.C[24] O=$abc$61454$n7744
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[24] CO=$auto$alumacc.cc:474:replace_alu$7477.C[25] I0=$false I1=soc.cpu.next_pc[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[27] I3=$auto$alumacc.cc:474:replace_alu$7477.C[25] O=$abc$61454$n7746
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[25] CO=$auto$alumacc.cc:474:replace_alu$7477.C[26] I0=$false I1=soc.cpu.next_pc[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[28] I3=$auto$alumacc.cc:474:replace_alu$7477.C[26] O=$abc$61454$n7748
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[26] CO=$auto$alumacc.cc:474:replace_alu$7477.C[27] I0=$false I1=soc.cpu.next_pc[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[29] I3=$auto$alumacc.cc:474:replace_alu$7477.C[27] O=$abc$61454$n7750
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[27] CO=$auto$alumacc.cc:474:replace_alu$7477.C[28] I0=$false I1=soc.cpu.next_pc[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[30] I3=$auto$alumacc.cc:474:replace_alu$7477.C[28] O=$abc$61454$n7752
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[28] CO=$auto$alumacc.cc:474:replace_alu$7477.C[29] I0=$false I1=soc.cpu.next_pc[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[31] I3=$auto$alumacc.cc:474:replace_alu$7477.C[29] O=$abc$61454$n7754
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[4] I3=$auto$alumacc.cc:474:replace_alu$7477.C[2] O=$abc$61454$n7700
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[2] CO=$auto$alumacc.cc:474:replace_alu$7477.C[3] I0=$false I1=soc.cpu.next_pc[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[5] I3=$auto$alumacc.cc:474:replace_alu$7477.C[3] O=$abc$61454$n7702
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[3] CO=$auto$alumacc.cc:474:replace_alu$7477.C[4] I0=$false I1=soc.cpu.next_pc[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[6] I3=$auto$alumacc.cc:474:replace_alu$7477.C[4] O=$abc$61454$n7704
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[4] CO=$auto$alumacc.cc:474:replace_alu$7477.C[5] I0=$false I1=soc.cpu.next_pc[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[7] I3=$auto$alumacc.cc:474:replace_alu$7477.C[5] O=$abc$61454$n7706
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[5] CO=$auto$alumacc.cc:474:replace_alu$7477.C[6] I0=$false I1=soc.cpu.next_pc[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[8] I3=$auto$alumacc.cc:474:replace_alu$7477.C[6] O=$abc$61454$n7708
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[6] CO=$auto$alumacc.cc:474:replace_alu$7477.C[7] I0=$false I1=soc.cpu.next_pc[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[9] I3=$auto$alumacc.cc:474:replace_alu$7477.C[7] O=$abc$61454$n7710
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[7] CO=$auto$alumacc.cc:474:replace_alu$7477.C[8] I0=$false I1=soc.cpu.next_pc[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[10] I3=$auto$alumacc.cc:474:replace_alu$7477.C[8] O=$abc$61454$n7712
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[8] CO=$auto$alumacc.cc:474:replace_alu$7477.C[9] I0=$false I1=soc.cpu.next_pc[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.cpu.next_pc[11] I3=$auto$alumacc.cc:474:replace_alu$7477.C[9] O=$abc$61454$n7714
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7477.C[9] CO=$auto$alumacc.cc:474:replace_alu$7477.C[10] I0=$false I1=soc.cpu.next_pc[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:365|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$61454$n6301
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:889|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.mem_rdata_latched[7] I2=$false I3=$false O=$abc$61454$n6444
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:893|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n17 I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$7486.C[1] I0=$abc$61454$n17 I1=reset_cnt[0]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$7486.C[1] O=$0\reset_cnt[5:0][1]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7486.C[1] CO=$auto$alumacc.cc:474:replace_alu$7486.C[2] I0=$false I1=reset_cnt[1]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$7486.C[2] O=$0\reset_cnt[5:0][2]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7486.C[2] CO=$auto$alumacc.cc:474:replace_alu$7486.C[3] I0=$false I1=reset_cnt[2]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$7486.C[3] O=$0\reset_cnt[5:0][3]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7486.C[3] CO=$auto$alumacc.cc:474:replace_alu$7486.C[4] I0=$false I1=reset_cnt[3]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$7486.C[4] O=$0\reset_cnt[5:0][4]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7486.C[4] CO=$auto$alumacc.cc:474:replace_alu$7486.C[5] I0=$false I1=reset_cnt[4]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$7486.C[5] O=$0\reset_cnt[5:0][5]
.attr src "hardware.v:57|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$61454$n10594 I3=$true O=$abc$61454$n7159
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7489.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$61454$n10594
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$61454$n10542 I3=$auto$alumacc.cc:474:replace_alu$7489.C[10] O=$abc$61454$n7189
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[10] CO=$auto$alumacc.cc:474:replace_alu$7489.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$61454$n10542
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$61454$n10543 I3=$auto$alumacc.cc:474:replace_alu$7489.C[11] O=$abc$61454$n7192
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[11] CO=$auto$alumacc.cc:474:replace_alu$7489.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$61454$n10543
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$61454$n10544 I3=$auto$alumacc.cc:474:replace_alu$7489.C[12] O=$abc$61454$n7195
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[12] CO=$auto$alumacc.cc:474:replace_alu$7489.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$61454$n10544
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$61454$n10545 I3=$auto$alumacc.cc:474:replace_alu$7489.C[13] O=$abc$61454$n7198
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[13] CO=$auto$alumacc.cc:474:replace_alu$7489.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$61454$n10545
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$61454$n10546 I3=$auto$alumacc.cc:474:replace_alu$7489.C[14] O=$abc$61454$n7201
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[14] CO=$auto$alumacc.cc:474:replace_alu$7489.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$61454$n10546
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$61454$n10547 I3=$auto$alumacc.cc:474:replace_alu$7489.C[15] O=$abc$61454$n7204
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[15] CO=$auto$alumacc.cc:474:replace_alu$7489.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$61454$n10547
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$61454$n10548 I3=$auto$alumacc.cc:474:replace_alu$7489.C[16] O=$abc$61454$n7207
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[16] CO=$auto$alumacc.cc:474:replace_alu$7489.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$61454$n10548
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$61454$n10549 I3=$auto$alumacc.cc:474:replace_alu$7489.C[17] O=$abc$61454$n7210
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[17] CO=$auto$alumacc.cc:474:replace_alu$7489.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$61454$n10549
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$61454$n10550 I3=$auto$alumacc.cc:474:replace_alu$7489.C[18] O=$abc$61454$n7213
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[18] CO=$auto$alumacc.cc:474:replace_alu$7489.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$61454$n10550
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$61454$n10551 I3=$auto$alumacc.cc:474:replace_alu$7489.C[19] O=$abc$61454$n7216
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[19] CO=$auto$alumacc.cc:474:replace_alu$7489.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$61454$n10551
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$61454$n10187 I3=$auto$alumacc.cc:474:replace_alu$7489.C[1] O=$abc$61454$n7162
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[1] CO=$auto$alumacc.cc:474:replace_alu$7489.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$61454$n10187
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$61454$n10552 I3=$auto$alumacc.cc:474:replace_alu$7489.C[20] O=$abc$61454$n7219
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[20] CO=$auto$alumacc.cc:474:replace_alu$7489.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$61454$n10552
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$61454$n10553 I3=$auto$alumacc.cc:474:replace_alu$7489.C[21] O=$abc$61454$n7222
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[21] CO=$auto$alumacc.cc:474:replace_alu$7489.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$61454$n10553
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$61454$n10554 I3=$auto$alumacc.cc:474:replace_alu$7489.C[22] O=$abc$61454$n7225
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[22] CO=$auto$alumacc.cc:474:replace_alu$7489.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$61454$n10554
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$61454$n10555 I3=$auto$alumacc.cc:474:replace_alu$7489.C[23] O=$abc$61454$n7228
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[23] CO=$auto$alumacc.cc:474:replace_alu$7489.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$61454$n10555
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$61454$n10556 I3=$auto$alumacc.cc:474:replace_alu$7489.C[24] O=$abc$61454$n7231
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[24] CO=$auto$alumacc.cc:474:replace_alu$7489.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$61454$n10556
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$61454$n10557 I3=$auto$alumacc.cc:474:replace_alu$7489.C[25] O=$abc$61454$n7234
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[25] CO=$auto$alumacc.cc:474:replace_alu$7489.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$61454$n10557
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$61454$n10558 I3=$auto$alumacc.cc:474:replace_alu$7489.C[26] O=$abc$61454$n7237
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[26] CO=$auto$alumacc.cc:474:replace_alu$7489.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$61454$n10558
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$61454$n10559 I3=$auto$alumacc.cc:474:replace_alu$7489.C[27] O=$abc$61454$n7240
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[27] CO=$auto$alumacc.cc:474:replace_alu$7489.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$61454$n10559
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$61454$n10560 I3=$auto$alumacc.cc:474:replace_alu$7489.C[28] O=$abc$61454$n7243
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[28] CO=$auto$alumacc.cc:474:replace_alu$7489.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$61454$n10560
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$61454$n10561 I3=$auto$alumacc.cc:474:replace_alu$7489.C[29] O=$abc$61454$n7246
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[29] CO=$auto$alumacc.cc:474:replace_alu$7489.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$61454$n10561
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$61454$n10595 I3=$auto$alumacc.cc:474:replace_alu$7489.C[2] O=$abc$61454$n7165
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[2] CO=$auto$alumacc.cc:474:replace_alu$7489.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$61454$n10595
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$61454$n10562 I3=$auto$alumacc.cc:474:replace_alu$7489.C[30] O=$abc$61454$n7249
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[30] CO=$auto$alumacc.cc:474:replace_alu$7489.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$61454$n10562
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$61454$n10596 I3=$auto$alumacc.cc:474:replace_alu$7489.C[31] O=$abc$61454$n7252
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$61454$n10535 I3=$auto$alumacc.cc:474:replace_alu$7489.C[3] O=$abc$61454$n7168
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[3] CO=$auto$alumacc.cc:474:replace_alu$7489.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$61454$n10535
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$61454$n10536 I3=$auto$alumacc.cc:474:replace_alu$7489.C[4] O=$abc$61454$n7171
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[4] CO=$auto$alumacc.cc:474:replace_alu$7489.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$61454$n10536
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$61454$n10537 I3=$auto$alumacc.cc:474:replace_alu$7489.C[5] O=$abc$61454$n7174
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[5] CO=$auto$alumacc.cc:474:replace_alu$7489.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$61454$n10537
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$61454$n10538 I3=$auto$alumacc.cc:474:replace_alu$7489.C[6] O=$abc$61454$n7177
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[6] CO=$auto$alumacc.cc:474:replace_alu$7489.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$61454$n10538
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$61454$n10539 I3=$auto$alumacc.cc:474:replace_alu$7489.C[7] O=$abc$61454$n7180
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[7] CO=$auto$alumacc.cc:474:replace_alu$7489.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$61454$n10539
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$61454$n10540 I3=$auto$alumacc.cc:474:replace_alu$7489.C[8] O=$abc$61454$n7183
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[8] CO=$auto$alumacc.cc:474:replace_alu$7489.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$61454$n10540
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$61454$n10541 I3=$auto$alumacc.cc:474:replace_alu$7489.C[9] O=$abc$61454$n7186
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7489.C[9] CO=$auto$alumacc.cc:474:replace_alu$7489.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$61454$n10541
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1218|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[0] I2=$false I3=$true O=$auto$wreduce.cc:347:run$7296[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_timeout_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7492.C[2] I0=soc.cpu.pcpi_timeout_counter[1] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7492.C[2] O=$auto$wreduce.cc:347:run$7296[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7492.C[2] CO=$auto$alumacc.cc:474:replace_alu$7492.C[3] I0=soc.cpu.pcpi_timeout_counter[2] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_timeout_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7492.C[3] O=$auto$wreduce.cc:347:run$7296[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1398|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[0] I2=$false I3=$true O=$abc$61454$n5018
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[10] O=$abc$61454$n5033
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[10] CO=$auto$alumacc.cc:474:replace_alu$7495.C[11] I0=soc.cpu.timer[10] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[11] O=$abc$61454$n5034
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[11] CO=$auto$alumacc.cc:474:replace_alu$7495.C[12] I0=soc.cpu.timer[11] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[12] O=$abc$61454$n5036
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[12] CO=$auto$alumacc.cc:474:replace_alu$7495.C[13] I0=soc.cpu.timer[12] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[13] O=$abc$61454$n5037
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[13] CO=$auto$alumacc.cc:474:replace_alu$7495.C[14] I0=soc.cpu.timer[13] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[14] O=$abc$61454$n5039
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[14] CO=$auto$alumacc.cc:474:replace_alu$7495.C[15] I0=soc.cpu.timer[14] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[15] O=$abc$61454$n5040
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[15] CO=$auto$alumacc.cc:474:replace_alu$7495.C[16] I0=soc.cpu.timer[15] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[16] O=$abc$61454$n5042
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[16] CO=$auto$alumacc.cc:474:replace_alu$7495.C[17] I0=soc.cpu.timer[16] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[17] O=$abc$61454$n5043
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[17] CO=$auto$alumacc.cc:474:replace_alu$7495.C[18] I0=soc.cpu.timer[17] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[18] O=$abc$61454$n5045
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[18] CO=$auto$alumacc.cc:474:replace_alu$7495.C[19] I0=soc.cpu.timer[18] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[19] O=$abc$61454$n5046
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[19] CO=$auto$alumacc.cc:474:replace_alu$7495.C[20] I0=soc.cpu.timer[19] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$7495.C[2] I0=soc.cpu.timer[1] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[20] O=$abc$61454$n5048
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[20] CO=$auto$alumacc.cc:474:replace_alu$7495.C[21] I0=soc.cpu.timer[20] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[21] O=$abc$61454$n5049
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[21] CO=$auto$alumacc.cc:474:replace_alu$7495.C[22] I0=soc.cpu.timer[21] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[22] O=$abc$61454$n5051
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[22] CO=$auto$alumacc.cc:474:replace_alu$7495.C[23] I0=soc.cpu.timer[22] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[23] O=$abc$61454$n5052
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[23] CO=$auto$alumacc.cc:474:replace_alu$7495.C[24] I0=soc.cpu.timer[23] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[24] O=$abc$61454$n5054
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[24] CO=$auto$alumacc.cc:474:replace_alu$7495.C[25] I0=soc.cpu.timer[24] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[25] O=$abc$61454$n5055
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[25] CO=$auto$alumacc.cc:474:replace_alu$7495.C[26] I0=soc.cpu.timer[25] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[26] O=$abc$61454$n5057
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[26] CO=$auto$alumacc.cc:474:replace_alu$7495.C[27] I0=soc.cpu.timer[26] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[27] O=$abc$61454$n5058
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[27] CO=$auto$alumacc.cc:474:replace_alu$7495.C[28] I0=soc.cpu.timer[27] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[28] O=$abc$61454$n5060
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[28] CO=$auto$alumacc.cc:474:replace_alu$7495.C[29] I0=soc.cpu.timer[28] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[29] O=$abc$61454$n5061
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[29] CO=$auto$alumacc.cc:474:replace_alu$7495.C[30] I0=soc.cpu.timer[29] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[2] O=$abc$61454$n5021
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[2] CO=$auto$alumacc.cc:474:replace_alu$7495.C[3] I0=soc.cpu.timer[2] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[30] O=$abc$61454$n5063
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[30] CO=$auto$alumacc.cc:474:replace_alu$7495.C[31] I0=soc.cpu.timer[30] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[31] O=$abc$61454$n5064
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[3] O=$abc$61454$n5022
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[3] CO=$auto$alumacc.cc:474:replace_alu$7495.C[4] I0=soc.cpu.timer[3] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[4] O=$abc$61454$n5024
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[4] CO=$auto$alumacc.cc:474:replace_alu$7495.C[5] I0=soc.cpu.timer[4] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[5] O=$abc$61454$n5025
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[5] CO=$auto$alumacc.cc:474:replace_alu$7495.C[6] I0=soc.cpu.timer[5] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[6] O=$abc$61454$n5027
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[6] CO=$auto$alumacc.cc:474:replace_alu$7495.C[7] I0=soc.cpu.timer[6] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[7] O=$abc$61454$n5028
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[7] CO=$auto$alumacc.cc:474:replace_alu$7495.C[8] I0=soc.cpu.timer[7] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[8] O=$abc$61454$n5030
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[8] CO=$auto$alumacc.cc:474:replace_alu$7495.C[9] I0=soc.cpu.timer[8] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7495.C[9] O=$abc$61454$n5031
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7495.C[9] CO=$auto$alumacc.cc:474:replace_alu$7495.C[10] I0=soc.cpu.timer[9] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1415|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10469 I3=$true O=$abc$61454$n8679
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10478 I3=$auto$alumacc.cc:474:replace_alu$7504.C[10] O=$abc$61454$n8689
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[10] CO=$auto$alumacc.cc:474:replace_alu$7504.C[11] I0=$false I1=$abc$61454$n10478
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10479 I3=$auto$alumacc.cc:474:replace_alu$7504.C[11] O=$abc$61454$n8690
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[11] CO=$auto$alumacc.cc:474:replace_alu$7504.C[12] I0=$false I1=$abc$61454$n10479
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10480 I3=$auto$alumacc.cc:474:replace_alu$7504.C[12] O=$abc$61454$n8691
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[12] CO=$auto$alumacc.cc:474:replace_alu$7504.C[13] I0=$false I1=$abc$61454$n10480
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10481 I3=$auto$alumacc.cc:474:replace_alu$7504.C[13] O=$abc$61454$n8692
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[13] CO=$auto$alumacc.cc:474:replace_alu$7504.C[14] I0=$false I1=$abc$61454$n10481
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10482 I3=$auto$alumacc.cc:474:replace_alu$7504.C[14] O=$abc$61454$n8693
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[14] CO=$auto$alumacc.cc:474:replace_alu$7504.C[15] I0=$false I1=$abc$61454$n10482
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10483 I3=$auto$alumacc.cc:474:replace_alu$7504.C[15] O=$abc$61454$n8694
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[15] CO=$auto$alumacc.cc:474:replace_alu$7504.C[16] I0=$false I1=$abc$61454$n10483
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10484 I3=$auto$alumacc.cc:474:replace_alu$7504.C[16] O=$abc$61454$n8695
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[16] CO=$auto$alumacc.cc:474:replace_alu$7504.C[17] I0=$false I1=$abc$61454$n10484
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10485 I3=$auto$alumacc.cc:474:replace_alu$7504.C[17] O=$abc$61454$n8696
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[17] CO=$auto$alumacc.cc:474:replace_alu$7504.C[18] I0=$false I1=$abc$61454$n10485
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10486 I3=$auto$alumacc.cc:474:replace_alu$7504.C[18] O=$abc$61454$n8697
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[18] CO=$auto$alumacc.cc:474:replace_alu$7504.C[19] I0=$false I1=$abc$61454$n10486
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10487 I3=$auto$alumacc.cc:474:replace_alu$7504.C[19] O=$abc$61454$n8698
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[19] CO=$auto$alumacc.cc:474:replace_alu$7504.C[20] I0=$false I1=$abc$61454$n10487
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n10469 CO=$auto$alumacc.cc:474:replace_alu$7504.C[2] I0=$false I1=$abc$61454$n10186
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10488 I3=$auto$alumacc.cc:474:replace_alu$7504.C[20] O=$abc$61454$n8699
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[20] CO=$auto$alumacc.cc:474:replace_alu$7504.C[21] I0=$false I1=$abc$61454$n10488
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10489 I3=$auto$alumacc.cc:474:replace_alu$7504.C[21] O=$abc$61454$n8700
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[21] CO=$auto$alumacc.cc:474:replace_alu$7504.C[22] I0=$false I1=$abc$61454$n10489
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10490 I3=$auto$alumacc.cc:474:replace_alu$7504.C[22] O=$abc$61454$n8701
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[22] CO=$auto$alumacc.cc:474:replace_alu$7504.C[23] I0=$false I1=$abc$61454$n10490
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10491 I3=$auto$alumacc.cc:474:replace_alu$7504.C[23] O=$abc$61454$n8702
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[23] CO=$auto$alumacc.cc:474:replace_alu$7504.C[24] I0=$false I1=$abc$61454$n10491
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10492 I3=$auto$alumacc.cc:474:replace_alu$7504.C[24] O=$abc$61454$n8703
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[24] CO=$auto$alumacc.cc:474:replace_alu$7504.C[25] I0=$false I1=$abc$61454$n10492
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10493 I3=$auto$alumacc.cc:474:replace_alu$7504.C[25] O=$abc$61454$n8704
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[25] CO=$auto$alumacc.cc:474:replace_alu$7504.C[26] I0=$false I1=$abc$61454$n10493
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10494 I3=$auto$alumacc.cc:474:replace_alu$7504.C[26] O=$abc$61454$n8705
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[26] CO=$auto$alumacc.cc:474:replace_alu$7504.C[27] I0=$false I1=$abc$61454$n10494
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10495 I3=$auto$alumacc.cc:474:replace_alu$7504.C[27] O=$abc$61454$n8706
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[27] CO=$auto$alumacc.cc:474:replace_alu$7504.C[28] I0=$false I1=$abc$61454$n10495
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10496 I3=$auto$alumacc.cc:474:replace_alu$7504.C[28] O=$abc$61454$n8707
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[28] CO=$auto$alumacc.cc:474:replace_alu$7504.C[29] I0=$false I1=$abc$61454$n10496
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10497 I3=$auto$alumacc.cc:474:replace_alu$7504.C[29] O=$abc$61454$n8708
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[29] CO=$auto$alumacc.cc:474:replace_alu$7504.C[30] I0=$false I1=$abc$61454$n10497
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10470 I3=$auto$alumacc.cc:474:replace_alu$7504.C[2] O=$abc$61454$n8681
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[2] CO=$auto$alumacc.cc:474:replace_alu$7504.C[3] I0=$false I1=$abc$61454$n10470
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10498 I3=$auto$alumacc.cc:474:replace_alu$7504.C[30] O=$abc$61454$n8709
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[30] CO=$auto$alumacc.cc:474:replace_alu$7504.C[31] I0=$false I1=$abc$61454$n10498
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10347 I3=$auto$alumacc.cc:474:replace_alu$7504.C[31] O=$abc$61454$n8710
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10471 I3=$auto$alumacc.cc:474:replace_alu$7504.C[3] O=$abc$61454$n8682
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[3] CO=$auto$alumacc.cc:474:replace_alu$7504.C[4] I0=$false I1=$abc$61454$n10471
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10472 I3=$auto$alumacc.cc:474:replace_alu$7504.C[4] O=$abc$61454$n8683
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[4] CO=$auto$alumacc.cc:474:replace_alu$7504.C[5] I0=$false I1=$abc$61454$n10472
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10473 I3=$auto$alumacc.cc:474:replace_alu$7504.C[5] O=$abc$61454$n8684
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[5] CO=$auto$alumacc.cc:474:replace_alu$7504.C[6] I0=$false I1=$abc$61454$n10473
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10474 I3=$auto$alumacc.cc:474:replace_alu$7504.C[6] O=$abc$61454$n8685
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[6] CO=$auto$alumacc.cc:474:replace_alu$7504.C[7] I0=$false I1=$abc$61454$n10474
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10475 I3=$auto$alumacc.cc:474:replace_alu$7504.C[7] O=$abc$61454$n8686
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[7] CO=$auto$alumacc.cc:474:replace_alu$7504.C[8] I0=$false I1=$abc$61454$n10475
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10476 I3=$auto$alumacc.cc:474:replace_alu$7504.C[8] O=$abc$61454$n8687
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[8] CO=$auto$alumacc.cc:474:replace_alu$7504.C[9] I0=$false I1=$abc$61454$n10476
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10477 I3=$auto$alumacc.cc:474:replace_alu$7504.C[9] O=$abc$61454$n8688
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7504.C[9] CO=$auto$alumacc.cc:474:replace_alu$7504.C[10] I0=$false I1=$abc$61454$n10477
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2402|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10594 I3=$true O=$abc$61454$n8646
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10542 I3=$auto$alumacc.cc:474:replace_alu$7507.C[10] O=$abc$61454$n8656
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[10] CO=$auto$alumacc.cc:474:replace_alu$7507.C[11] I0=$false I1=$abc$61454$n10542
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10543 I3=$auto$alumacc.cc:474:replace_alu$7507.C[11] O=$abc$61454$n8657
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[11] CO=$auto$alumacc.cc:474:replace_alu$7507.C[12] I0=$false I1=$abc$61454$n10543
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10544 I3=$auto$alumacc.cc:474:replace_alu$7507.C[12] O=$abc$61454$n8658
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[12] CO=$auto$alumacc.cc:474:replace_alu$7507.C[13] I0=$false I1=$abc$61454$n10544
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10545 I3=$auto$alumacc.cc:474:replace_alu$7507.C[13] O=$abc$61454$n8659
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[13] CO=$auto$alumacc.cc:474:replace_alu$7507.C[14] I0=$false I1=$abc$61454$n10545
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10546 I3=$auto$alumacc.cc:474:replace_alu$7507.C[14] O=$abc$61454$n8660
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[14] CO=$auto$alumacc.cc:474:replace_alu$7507.C[15] I0=$false I1=$abc$61454$n10546
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10547 I3=$auto$alumacc.cc:474:replace_alu$7507.C[15] O=$abc$61454$n8661
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[15] CO=$auto$alumacc.cc:474:replace_alu$7507.C[16] I0=$false I1=$abc$61454$n10547
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10548 I3=$auto$alumacc.cc:474:replace_alu$7507.C[16] O=$abc$61454$n8662
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[16] CO=$auto$alumacc.cc:474:replace_alu$7507.C[17] I0=$false I1=$abc$61454$n10548
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10549 I3=$auto$alumacc.cc:474:replace_alu$7507.C[17] O=$abc$61454$n8663
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[17] CO=$auto$alumacc.cc:474:replace_alu$7507.C[18] I0=$false I1=$abc$61454$n10549
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10550 I3=$auto$alumacc.cc:474:replace_alu$7507.C[18] O=$abc$61454$n8664
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[18] CO=$auto$alumacc.cc:474:replace_alu$7507.C[19] I0=$false I1=$abc$61454$n10550
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10551 I3=$auto$alumacc.cc:474:replace_alu$7507.C[19] O=$abc$61454$n8665
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[19] CO=$auto$alumacc.cc:474:replace_alu$7507.C[20] I0=$false I1=$abc$61454$n10551
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n10594 CO=$auto$alumacc.cc:474:replace_alu$7507.C[2] I0=$false I1=$abc$61454$n10187
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10552 I3=$auto$alumacc.cc:474:replace_alu$7507.C[20] O=$abc$61454$n8666
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[20] CO=$auto$alumacc.cc:474:replace_alu$7507.C[21] I0=$false I1=$abc$61454$n10552
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10553 I3=$auto$alumacc.cc:474:replace_alu$7507.C[21] O=$abc$61454$n8667
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[21] CO=$auto$alumacc.cc:474:replace_alu$7507.C[22] I0=$false I1=$abc$61454$n10553
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10554 I3=$auto$alumacc.cc:474:replace_alu$7507.C[22] O=$abc$61454$n8668
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[22] CO=$auto$alumacc.cc:474:replace_alu$7507.C[23] I0=$false I1=$abc$61454$n10554
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10555 I3=$auto$alumacc.cc:474:replace_alu$7507.C[23] O=$abc$61454$n8669
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[23] CO=$auto$alumacc.cc:474:replace_alu$7507.C[24] I0=$false I1=$abc$61454$n10555
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10556 I3=$auto$alumacc.cc:474:replace_alu$7507.C[24] O=$abc$61454$n8670
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[24] CO=$auto$alumacc.cc:474:replace_alu$7507.C[25] I0=$false I1=$abc$61454$n10556
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10557 I3=$auto$alumacc.cc:474:replace_alu$7507.C[25] O=$abc$61454$n8671
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[25] CO=$auto$alumacc.cc:474:replace_alu$7507.C[26] I0=$false I1=$abc$61454$n10557
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10558 I3=$auto$alumacc.cc:474:replace_alu$7507.C[26] O=$abc$61454$n8672
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[26] CO=$auto$alumacc.cc:474:replace_alu$7507.C[27] I0=$false I1=$abc$61454$n10558
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10559 I3=$auto$alumacc.cc:474:replace_alu$7507.C[27] O=$abc$61454$n8673
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[27] CO=$auto$alumacc.cc:474:replace_alu$7507.C[28] I0=$false I1=$abc$61454$n10559
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10560 I3=$auto$alumacc.cc:474:replace_alu$7507.C[28] O=$abc$61454$n8674
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[28] CO=$auto$alumacc.cc:474:replace_alu$7507.C[29] I0=$false I1=$abc$61454$n10560
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10561 I3=$auto$alumacc.cc:474:replace_alu$7507.C[29] O=$abc$61454$n8675
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[29] CO=$auto$alumacc.cc:474:replace_alu$7507.C[30] I0=$false I1=$abc$61454$n10561
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10595 I3=$auto$alumacc.cc:474:replace_alu$7507.C[2] O=$abc$61454$n8648
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[2] CO=$auto$alumacc.cc:474:replace_alu$7507.C[3] I0=$false I1=$abc$61454$n10595
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10562 I3=$auto$alumacc.cc:474:replace_alu$7507.C[30] O=$abc$61454$n8676
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[30] CO=$auto$alumacc.cc:474:replace_alu$7507.C[31] I0=$false I1=$abc$61454$n10562
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10596 I3=$auto$alumacc.cc:474:replace_alu$7507.C[31] O=$abc$61454$n8677
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10535 I3=$auto$alumacc.cc:474:replace_alu$7507.C[3] O=$abc$61454$n8649
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[3] CO=$auto$alumacc.cc:474:replace_alu$7507.C[4] I0=$false I1=$abc$61454$n10535
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10536 I3=$auto$alumacc.cc:474:replace_alu$7507.C[4] O=$abc$61454$n8650
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[4] CO=$auto$alumacc.cc:474:replace_alu$7507.C[5] I0=$false I1=$abc$61454$n10536
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10537 I3=$auto$alumacc.cc:474:replace_alu$7507.C[5] O=$abc$61454$n8651
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[5] CO=$auto$alumacc.cc:474:replace_alu$7507.C[6] I0=$false I1=$abc$61454$n10537
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10538 I3=$auto$alumacc.cc:474:replace_alu$7507.C[6] O=$abc$61454$n8652
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[6] CO=$auto$alumacc.cc:474:replace_alu$7507.C[7] I0=$false I1=$abc$61454$n10538
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10539 I3=$auto$alumacc.cc:474:replace_alu$7507.C[7] O=$abc$61454$n8653
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[7] CO=$auto$alumacc.cc:474:replace_alu$7507.C[8] I0=$false I1=$abc$61454$n10539
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10540 I3=$auto$alumacc.cc:474:replace_alu$7507.C[8] O=$abc$61454$n8654
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[8] CO=$auto$alumacc.cc:474:replace_alu$7507.C[9] I0=$false I1=$abc$61454$n10540
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10541 I3=$auto$alumacc.cc:474:replace_alu$7507.C[9] O=$abc$61454$n8655
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7507.C[9] CO=$auto$alumacc.cc:474:replace_alu$7507.C[10] I0=$false I1=$abc$61454$n10541
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2403|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10563 I3=$true O=$abc$61454$n8583
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10572 I3=$auto$alumacc.cc:474:replace_alu$7510.C[10] O=$abc$61454$n8603
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[10] CO=$auto$alumacc.cc:474:replace_alu$7510.C[11] I0=$false I1=$abc$61454$n10572
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10573 I3=$auto$alumacc.cc:474:replace_alu$7510.C[11] O=$abc$61454$n8605
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[11] CO=$auto$alumacc.cc:474:replace_alu$7510.C[12] I0=$false I1=$abc$61454$n10573
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10574 I3=$auto$alumacc.cc:474:replace_alu$7510.C[12] O=$abc$61454$n8607
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[12] CO=$auto$alumacc.cc:474:replace_alu$7510.C[13] I0=$false I1=$abc$61454$n10574
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10575 I3=$auto$alumacc.cc:474:replace_alu$7510.C[13] O=$abc$61454$n8609
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[13] CO=$auto$alumacc.cc:474:replace_alu$7510.C[14] I0=$false I1=$abc$61454$n10575
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10576 I3=$auto$alumacc.cc:474:replace_alu$7510.C[14] O=$abc$61454$n8611
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[14] CO=$auto$alumacc.cc:474:replace_alu$7510.C[15] I0=$false I1=$abc$61454$n10576
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10577 I3=$auto$alumacc.cc:474:replace_alu$7510.C[15] O=$abc$61454$n8613
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[15] CO=$auto$alumacc.cc:474:replace_alu$7510.C[16] I0=$false I1=$abc$61454$n10577
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10578 I3=$auto$alumacc.cc:474:replace_alu$7510.C[16] O=$abc$61454$n8615
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[16] CO=$auto$alumacc.cc:474:replace_alu$7510.C[17] I0=$false I1=$abc$61454$n10578
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10579 I3=$auto$alumacc.cc:474:replace_alu$7510.C[17] O=$abc$61454$n8617
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[17] CO=$auto$alumacc.cc:474:replace_alu$7510.C[18] I0=$false I1=$abc$61454$n10579
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10580 I3=$auto$alumacc.cc:474:replace_alu$7510.C[18] O=$abc$61454$n8619
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[18] CO=$auto$alumacc.cc:474:replace_alu$7510.C[19] I0=$false I1=$abc$61454$n10580
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10581 I3=$auto$alumacc.cc:474:replace_alu$7510.C[19] O=$abc$61454$n8621
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[19] CO=$auto$alumacc.cc:474:replace_alu$7510.C[20] I0=$false I1=$abc$61454$n10581
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n10563 CO=$auto$alumacc.cc:474:replace_alu$7510.C[2] I0=$false I1=$abc$61454$n10188
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10582 I3=$auto$alumacc.cc:474:replace_alu$7510.C[20] O=$abc$61454$n8623
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[20] CO=$auto$alumacc.cc:474:replace_alu$7510.C[21] I0=$false I1=$abc$61454$n10582
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10583 I3=$auto$alumacc.cc:474:replace_alu$7510.C[21] O=$abc$61454$n8625
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[21] CO=$auto$alumacc.cc:474:replace_alu$7510.C[22] I0=$false I1=$abc$61454$n10583
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10584 I3=$auto$alumacc.cc:474:replace_alu$7510.C[22] O=$abc$61454$n8627
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[22] CO=$auto$alumacc.cc:474:replace_alu$7510.C[23] I0=$false I1=$abc$61454$n10584
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10585 I3=$auto$alumacc.cc:474:replace_alu$7510.C[23] O=$abc$61454$n8629
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[23] CO=$auto$alumacc.cc:474:replace_alu$7510.C[24] I0=$false I1=$abc$61454$n10585
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10586 I3=$auto$alumacc.cc:474:replace_alu$7510.C[24] O=$abc$61454$n8631
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[24] CO=$auto$alumacc.cc:474:replace_alu$7510.C[25] I0=$false I1=$abc$61454$n10586
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10587 I3=$auto$alumacc.cc:474:replace_alu$7510.C[25] O=$abc$61454$n8633
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[25] CO=$auto$alumacc.cc:474:replace_alu$7510.C[26] I0=$false I1=$abc$61454$n10587
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10588 I3=$auto$alumacc.cc:474:replace_alu$7510.C[26] O=$abc$61454$n8635
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[26] CO=$auto$alumacc.cc:474:replace_alu$7510.C[27] I0=$false I1=$abc$61454$n10588
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10589 I3=$auto$alumacc.cc:474:replace_alu$7510.C[27] O=$abc$61454$n8637
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[27] CO=$auto$alumacc.cc:474:replace_alu$7510.C[28] I0=$false I1=$abc$61454$n10589
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10590 I3=$auto$alumacc.cc:474:replace_alu$7510.C[28] O=$abc$61454$n8639
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[28] CO=$auto$alumacc.cc:474:replace_alu$7510.C[29] I0=$false I1=$abc$61454$n10590
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10591 I3=$auto$alumacc.cc:474:replace_alu$7510.C[29] O=$abc$61454$n8641
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[29] CO=$auto$alumacc.cc:474:replace_alu$7510.C[30] I0=$false I1=$abc$61454$n10591
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10564 I3=$auto$alumacc.cc:474:replace_alu$7510.C[2] O=$abc$61454$n8587
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[2] CO=$auto$alumacc.cc:474:replace_alu$7510.C[3] I0=$false I1=$abc$61454$n10564
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10592 I3=$auto$alumacc.cc:474:replace_alu$7510.C[30] O=$abc$61454$n8643
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[30] CO=$auto$alumacc.cc:474:replace_alu$7510.C[31] I0=$false I1=$abc$61454$n10592
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10593 I3=$auto$alumacc.cc:474:replace_alu$7510.C[31] O=$abc$61454$n8645
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10565 I3=$auto$alumacc.cc:474:replace_alu$7510.C[3] O=$abc$61454$n8589
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[3] CO=$auto$alumacc.cc:474:replace_alu$7510.C[4] I0=$false I1=$abc$61454$n10565
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10566 I3=$auto$alumacc.cc:474:replace_alu$7510.C[4] O=$abc$61454$n8591
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[4] CO=$auto$alumacc.cc:474:replace_alu$7510.C[5] I0=$false I1=$abc$61454$n10566
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10567 I3=$auto$alumacc.cc:474:replace_alu$7510.C[5] O=$abc$61454$n8593
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[5] CO=$auto$alumacc.cc:474:replace_alu$7510.C[6] I0=$false I1=$abc$61454$n10567
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10568 I3=$auto$alumacc.cc:474:replace_alu$7510.C[6] O=$abc$61454$n8595
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[6] CO=$auto$alumacc.cc:474:replace_alu$7510.C[7] I0=$false I1=$abc$61454$n10568
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10569 I3=$auto$alumacc.cc:474:replace_alu$7510.C[7] O=$abc$61454$n8597
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[7] CO=$auto$alumacc.cc:474:replace_alu$7510.C[8] I0=$false I1=$abc$61454$n10569
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10570 I3=$auto$alumacc.cc:474:replace_alu$7510.C[8] O=$abc$61454$n8599
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[8] CO=$auto$alumacc.cc:474:replace_alu$7510.C[9] I0=$false I1=$abc$61454$n10570
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10571 I3=$auto$alumacc.cc:474:replace_alu$7510.C[9] O=$abc$61454$n8601
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7510.C[9] CO=$auto$alumacc.cc:474:replace_alu$7510.C[10] I0=$false I1=$abc$61454$n10571
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2421|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10597 I3=$true O=$abc$61454$n8518
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10606 I3=$auto$alumacc.cc:474:replace_alu$7513.C[10] O=$abc$61454$n8539
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[10] CO=$auto$alumacc.cc:474:replace_alu$7513.C[11] I0=$false I1=$abc$61454$n10606
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10607 I3=$auto$alumacc.cc:474:replace_alu$7513.C[11] O=$abc$61454$n8541
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[11] CO=$auto$alumacc.cc:474:replace_alu$7513.C[12] I0=$false I1=$abc$61454$n10607
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10608 I3=$auto$alumacc.cc:474:replace_alu$7513.C[12] O=$abc$61454$n8543
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[12] CO=$auto$alumacc.cc:474:replace_alu$7513.C[13] I0=$false I1=$abc$61454$n10608
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10609 I3=$auto$alumacc.cc:474:replace_alu$7513.C[13] O=$abc$61454$n8545
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[13] CO=$auto$alumacc.cc:474:replace_alu$7513.C[14] I0=$false I1=$abc$61454$n10609
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10610 I3=$auto$alumacc.cc:474:replace_alu$7513.C[14] O=$abc$61454$n8547
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[14] CO=$auto$alumacc.cc:474:replace_alu$7513.C[15] I0=$false I1=$abc$61454$n10610
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10611 I3=$auto$alumacc.cc:474:replace_alu$7513.C[15] O=$abc$61454$n8549
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[15] CO=$auto$alumacc.cc:474:replace_alu$7513.C[16] I0=$false I1=$abc$61454$n10611
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10612 I3=$auto$alumacc.cc:474:replace_alu$7513.C[16] O=$abc$61454$n8551
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[16] CO=$auto$alumacc.cc:474:replace_alu$7513.C[17] I0=$false I1=$abc$61454$n10612
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10613 I3=$auto$alumacc.cc:474:replace_alu$7513.C[17] O=$abc$61454$n8553
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[17] CO=$auto$alumacc.cc:474:replace_alu$7513.C[18] I0=$false I1=$abc$61454$n10613
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10614 I3=$auto$alumacc.cc:474:replace_alu$7513.C[18] O=$abc$61454$n8555
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[18] CO=$auto$alumacc.cc:474:replace_alu$7513.C[19] I0=$false I1=$abc$61454$n10614
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10615 I3=$auto$alumacc.cc:474:replace_alu$7513.C[19] O=$abc$61454$n8557
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[19] CO=$auto$alumacc.cc:474:replace_alu$7513.C[20] I0=$false I1=$abc$61454$n10615
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$61454$n10597 CO=$auto$alumacc.cc:474:replace_alu$7513.C[2] I0=$false I1=$abc$61454$n10189
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10616 I3=$auto$alumacc.cc:474:replace_alu$7513.C[20] O=$abc$61454$n8559
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[20] CO=$auto$alumacc.cc:474:replace_alu$7513.C[21] I0=$false I1=$abc$61454$n10616
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10617 I3=$auto$alumacc.cc:474:replace_alu$7513.C[21] O=$abc$61454$n8561
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[21] CO=$auto$alumacc.cc:474:replace_alu$7513.C[22] I0=$false I1=$abc$61454$n10617
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10618 I3=$auto$alumacc.cc:474:replace_alu$7513.C[22] O=$abc$61454$n8563
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[22] CO=$auto$alumacc.cc:474:replace_alu$7513.C[23] I0=$false I1=$abc$61454$n10618
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10619 I3=$auto$alumacc.cc:474:replace_alu$7513.C[23] O=$abc$61454$n8565
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[23] CO=$auto$alumacc.cc:474:replace_alu$7513.C[24] I0=$false I1=$abc$61454$n10619
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10620 I3=$auto$alumacc.cc:474:replace_alu$7513.C[24] O=$abc$61454$n8567
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[24] CO=$auto$alumacc.cc:474:replace_alu$7513.C[25] I0=$false I1=$abc$61454$n10620
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10621 I3=$auto$alumacc.cc:474:replace_alu$7513.C[25] O=$abc$61454$n8569
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[25] CO=$auto$alumacc.cc:474:replace_alu$7513.C[26] I0=$false I1=$abc$61454$n10621
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10622 I3=$auto$alumacc.cc:474:replace_alu$7513.C[26] O=$abc$61454$n8571
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[26] CO=$auto$alumacc.cc:474:replace_alu$7513.C[27] I0=$false I1=$abc$61454$n10622
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10623 I3=$auto$alumacc.cc:474:replace_alu$7513.C[27] O=$abc$61454$n8573
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[27] CO=$auto$alumacc.cc:474:replace_alu$7513.C[28] I0=$false I1=$abc$61454$n10623
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10624 I3=$auto$alumacc.cc:474:replace_alu$7513.C[28] O=$abc$61454$n8575
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[28] CO=$auto$alumacc.cc:474:replace_alu$7513.C[29] I0=$false I1=$abc$61454$n10624
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10625 I3=$auto$alumacc.cc:474:replace_alu$7513.C[29] O=$abc$61454$n8577
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[29] CO=$auto$alumacc.cc:474:replace_alu$7513.C[30] I0=$false I1=$abc$61454$n10625
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10598 I3=$auto$alumacc.cc:474:replace_alu$7513.C[2] O=$abc$61454$n8523
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[2] CO=$auto$alumacc.cc:474:replace_alu$7513.C[3] I0=$false I1=$abc$61454$n10598
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10626 I3=$auto$alumacc.cc:474:replace_alu$7513.C[30] O=$abc$61454$n8579
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[30] CO=$auto$alumacc.cc:474:replace_alu$7513.C[31] I0=$false I1=$abc$61454$n10626
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10627 I3=$auto$alumacc.cc:474:replace_alu$7513.C[31] O=$abc$61454$n8581
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10599 I3=$auto$alumacc.cc:474:replace_alu$7513.C[3] O=$abc$61454$n8525
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[3] CO=$auto$alumacc.cc:474:replace_alu$7513.C[4] I0=$false I1=$abc$61454$n10599
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10600 I3=$auto$alumacc.cc:474:replace_alu$7513.C[4] O=$abc$61454$n8527
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[4] CO=$auto$alumacc.cc:474:replace_alu$7513.C[5] I0=$false I1=$abc$61454$n10600
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10601 I3=$auto$alumacc.cc:474:replace_alu$7513.C[5] O=$abc$61454$n8529
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[5] CO=$auto$alumacc.cc:474:replace_alu$7513.C[6] I0=$false I1=$abc$61454$n10601
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10602 I3=$auto$alumacc.cc:474:replace_alu$7513.C[6] O=$abc$61454$n8531
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[6] CO=$auto$alumacc.cc:474:replace_alu$7513.C[7] I0=$false I1=$abc$61454$n10602
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10603 I3=$auto$alumacc.cc:474:replace_alu$7513.C[7] O=$abc$61454$n8533
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[7] CO=$auto$alumacc.cc:474:replace_alu$7513.C[8] I0=$false I1=$abc$61454$n10603
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10604 I3=$auto$alumacc.cc:474:replace_alu$7513.C[8] O=$abc$61454$n8535
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[8] CO=$auto$alumacc.cc:474:replace_alu$7513.C[9] I0=$false I1=$abc$61454$n10604
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n10605 I3=$auto$alumacc.cc:474:replace_alu$7513.C[9] O=$abc$61454$n8537
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7513.C[9] CO=$auto$alumacc.cc:474:replace_alu$7513.C[10] I0=$false I1=$abc$61454$n10605
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2423|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[0] I2=$abc$61454$n10373 I3=$true O=$abc$61454$n8231
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7516.C[1] I0=soc.cpu.pcpi_div.dividend[0] I1=$abc$61454$n10373
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[10] I2=$abc$61454$n10393 I3=$auto$alumacc.cc:474:replace_alu$7516.C[10] O=$abc$61454$n8261
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[10] CO=$auto$alumacc.cc:474:replace_alu$7516.C[11] I0=soc.cpu.pcpi_div.dividend[10] I1=$abc$61454$n10393
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[11] I2=$abc$61454$n10395 I3=$auto$alumacc.cc:474:replace_alu$7516.C[11] O=$abc$61454$n8264
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[11] CO=$auto$alumacc.cc:474:replace_alu$7516.C[12] I0=soc.cpu.pcpi_div.dividend[11] I1=$abc$61454$n10395
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[12] I2=$abc$61454$n10397 I3=$auto$alumacc.cc:474:replace_alu$7516.C[12] O=$abc$61454$n8267
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[12] CO=$auto$alumacc.cc:474:replace_alu$7516.C[13] I0=soc.cpu.pcpi_div.dividend[12] I1=$abc$61454$n10397
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[13] I2=$abc$61454$n10399 I3=$auto$alumacc.cc:474:replace_alu$7516.C[13] O=$abc$61454$n8270
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[13] CO=$auto$alumacc.cc:474:replace_alu$7516.C[14] I0=soc.cpu.pcpi_div.dividend[13] I1=$abc$61454$n10399
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[14] I2=$abc$61454$n10401 I3=$auto$alumacc.cc:474:replace_alu$7516.C[14] O=$abc$61454$n8273
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[14] CO=$auto$alumacc.cc:474:replace_alu$7516.C[15] I0=soc.cpu.pcpi_div.dividend[14] I1=$abc$61454$n10401
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[15] I2=$abc$61454$n10403 I3=$auto$alumacc.cc:474:replace_alu$7516.C[15] O=$abc$61454$n8276
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[15] CO=$auto$alumacc.cc:474:replace_alu$7516.C[16] I0=soc.cpu.pcpi_div.dividend[15] I1=$abc$61454$n10403
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[16] I2=$abc$61454$n10405 I3=$auto$alumacc.cc:474:replace_alu$7516.C[16] O=$abc$61454$n8279
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[16] CO=$auto$alumacc.cc:474:replace_alu$7516.C[17] I0=soc.cpu.pcpi_div.dividend[16] I1=$abc$61454$n10405
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[17] I2=$abc$61454$n10407 I3=$auto$alumacc.cc:474:replace_alu$7516.C[17] O=$abc$61454$n8282
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[17] CO=$auto$alumacc.cc:474:replace_alu$7516.C[18] I0=soc.cpu.pcpi_div.dividend[17] I1=$abc$61454$n10407
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[18] I2=$abc$61454$n10409 I3=$auto$alumacc.cc:474:replace_alu$7516.C[18] O=$abc$61454$n8285
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[18] CO=$auto$alumacc.cc:474:replace_alu$7516.C[19] I0=soc.cpu.pcpi_div.dividend[18] I1=$abc$61454$n10409
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[19] I2=$abc$61454$n10411 I3=$auto$alumacc.cc:474:replace_alu$7516.C[19] O=$abc$61454$n8288
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[19] CO=$auto$alumacc.cc:474:replace_alu$7516.C[20] I0=soc.cpu.pcpi_div.dividend[19] I1=$abc$61454$n10411
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[1] I2=$abc$61454$n10375 I3=$auto$alumacc.cc:474:replace_alu$7516.C[1] O=$abc$61454$n8234
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[1] CO=$auto$alumacc.cc:474:replace_alu$7516.C[2] I0=soc.cpu.pcpi_div.dividend[1] I1=$abc$61454$n10375
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[20] I2=$abc$61454$n10413 I3=$auto$alumacc.cc:474:replace_alu$7516.C[20] O=$abc$61454$n8291
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[20] CO=$auto$alumacc.cc:474:replace_alu$7516.C[21] I0=soc.cpu.pcpi_div.dividend[20] I1=$abc$61454$n10413
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[21] I2=$abc$61454$n10415 I3=$auto$alumacc.cc:474:replace_alu$7516.C[21] O=$abc$61454$n8294
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[21] CO=$auto$alumacc.cc:474:replace_alu$7516.C[22] I0=soc.cpu.pcpi_div.dividend[21] I1=$abc$61454$n10415
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[22] I2=$abc$61454$n10417 I3=$auto$alumacc.cc:474:replace_alu$7516.C[22] O=$abc$61454$n8297
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[22] CO=$auto$alumacc.cc:474:replace_alu$7516.C[23] I0=soc.cpu.pcpi_div.dividend[22] I1=$abc$61454$n10417
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[23] I2=$abc$61454$n10419 I3=$auto$alumacc.cc:474:replace_alu$7516.C[23] O=$abc$61454$n8300
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[23] CO=$auto$alumacc.cc:474:replace_alu$7516.C[24] I0=soc.cpu.pcpi_div.dividend[23] I1=$abc$61454$n10419
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[24] I2=$abc$61454$n10421 I3=$auto$alumacc.cc:474:replace_alu$7516.C[24] O=$abc$61454$n8303
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[24] CO=$auto$alumacc.cc:474:replace_alu$7516.C[25] I0=soc.cpu.pcpi_div.dividend[24] I1=$abc$61454$n10421
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[25] I2=$abc$61454$n10423 I3=$auto$alumacc.cc:474:replace_alu$7516.C[25] O=$abc$61454$n8306
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[25] CO=$auto$alumacc.cc:474:replace_alu$7516.C[26] I0=soc.cpu.pcpi_div.dividend[25] I1=$abc$61454$n10423
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[26] I2=$abc$61454$n10425 I3=$auto$alumacc.cc:474:replace_alu$7516.C[26] O=$abc$61454$n8309
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[26] CO=$auto$alumacc.cc:474:replace_alu$7516.C[27] I0=soc.cpu.pcpi_div.dividend[26] I1=$abc$61454$n10425
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[27] I2=$abc$61454$n10427 I3=$auto$alumacc.cc:474:replace_alu$7516.C[27] O=$abc$61454$n8312
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[27] CO=$auto$alumacc.cc:474:replace_alu$7516.C[28] I0=soc.cpu.pcpi_div.dividend[27] I1=$abc$61454$n10427
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[28] I2=$abc$61454$n10429 I3=$auto$alumacc.cc:474:replace_alu$7516.C[28] O=$abc$61454$n8315
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[28] CO=$auto$alumacc.cc:474:replace_alu$7516.C[29] I0=soc.cpu.pcpi_div.dividend[28] I1=$abc$61454$n10429
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[29] I2=$abc$61454$n10431 I3=$auto$alumacc.cc:474:replace_alu$7516.C[29] O=$abc$61454$n8318
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[29] CO=$auto$alumacc.cc:474:replace_alu$7516.C[30] I0=soc.cpu.pcpi_div.dividend[29] I1=$abc$61454$n10431
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[2] I2=$abc$61454$n10377 I3=$auto$alumacc.cc:474:replace_alu$7516.C[2] O=$abc$61454$n8237
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[2] CO=$auto$alumacc.cc:474:replace_alu$7516.C[3] I0=soc.cpu.pcpi_div.dividend[2] I1=$abc$61454$n10377
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[30] I2=$abc$61454$n10433 I3=$auto$alumacc.cc:474:replace_alu$7516.C[30] O=$abc$61454$n8321
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[30] CO=$auto$alumacc.cc:474:replace_alu$7516.C[31] I0=soc.cpu.pcpi_div.dividend[30] I1=$abc$61454$n10433
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[31] I2=$abc$61454$n10435 I3=$auto$alumacc.cc:474:replace_alu$7516.C[31] O=$abc$61454$n8324
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[3] I2=$abc$61454$n10379 I3=$auto$alumacc.cc:474:replace_alu$7516.C[3] O=$abc$61454$n8240
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[3] CO=$auto$alumacc.cc:474:replace_alu$7516.C[4] I0=soc.cpu.pcpi_div.dividend[3] I1=$abc$61454$n10379
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[4] I2=$abc$61454$n10381 I3=$auto$alumacc.cc:474:replace_alu$7516.C[4] O=$abc$61454$n8243
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[4] CO=$auto$alumacc.cc:474:replace_alu$7516.C[5] I0=soc.cpu.pcpi_div.dividend[4] I1=$abc$61454$n10381
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[5] I2=$abc$61454$n10383 I3=$auto$alumacc.cc:474:replace_alu$7516.C[5] O=$abc$61454$n8246
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[5] CO=$auto$alumacc.cc:474:replace_alu$7516.C[6] I0=soc.cpu.pcpi_div.dividend[5] I1=$abc$61454$n10383
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[6] I2=$abc$61454$n10385 I3=$auto$alumacc.cc:474:replace_alu$7516.C[6] O=$abc$61454$n8249
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[6] CO=$auto$alumacc.cc:474:replace_alu$7516.C[7] I0=soc.cpu.pcpi_div.dividend[6] I1=$abc$61454$n10385
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[7] I2=$abc$61454$n10387 I3=$auto$alumacc.cc:474:replace_alu$7516.C[7] O=$abc$61454$n8252
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[7] CO=$auto$alumacc.cc:474:replace_alu$7516.C[8] I0=soc.cpu.pcpi_div.dividend[7] I1=$abc$61454$n10387
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[8] I2=$abc$61454$n10389 I3=$auto$alumacc.cc:474:replace_alu$7516.C[8] O=$abc$61454$n8255
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[8] CO=$auto$alumacc.cc:474:replace_alu$7516.C[9] I0=soc.cpu.pcpi_div.dividend[8] I1=$abc$61454$n10389
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_div.dividend[9] I2=$abc$61454$n10391 I3=$auto$alumacc.cc:474:replace_alu$7516.C[9] O=$abc$61454$n8258
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7516.C[9] CO=$auto$alumacc.cc:474:replace_alu$7516.C[10] I0=soc.cpu.pcpi_div.dividend[9] I1=$abc$61454$n10391
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2427|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[0] I2=$abc$61454$n5789 I3=$true O=$abc$61454$n9276
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7519.C[1] I0=soc.spimemio.xfer.dummy_count[0] I1=$abc$61454$n5789
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7519.C[1] O=$abc$61454$n9279
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[1] CO=$auto$alumacc.cc:474:replace_alu$7519.C[2] I0=soc.spimemio.xfer.dummy_count[1] I1=$true
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7519.C[2] O=$abc$61454$n9282
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7519.C[2] CO=$auto$alumacc.cc:474:replace_alu$7519.C[3] I0=soc.spimemio.xfer.dummy_count[2] I1=$true
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.dummy_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7519.C[3] O=$abc$61454$n9285
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:554|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[0] I2=$true I3=$true O=$abc$61454$n9259
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7522.C[2] I0=soc.spimemio.xfer.count[1] I1=$abc$61454$n10499
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7522.C[2] O=$abc$61454$n9261
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7522.C[2] CO=$auto$alumacc.cc:474:replace_alu$7522.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7522.C[3] O=$abc$61454$n9262
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:524|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[0] I2=$true I3=$true O=$abc$61454$n5343
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7525.C[3] I0=soc.spimemio.xfer.count[2] I1=$abc$61454$n10499
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7525.C[3] O=$abc$61454$n5346
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:491|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[0] I2=$abc$61454$n10499 I3=$true O=$abc$61454$n9236
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$7528.C[1] I0=soc.spimemio.xfer.count[0] I1=$abc$61454$n10499
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[1] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7528.C[1] O=$abc$61454$n9237
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7528.C[1] CO=$auto$alumacc.cc:474:replace_alu$7528.C[2] I0=soc.spimemio.xfer.count[1] I1=$true
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7528.C[2] O=$abc$61454$n9238
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7528.C[2] CO=$auto$alumacc.cc:474:replace_alu$7528.C[3] I0=soc.spimemio.xfer.count[2] I1=$true
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.spimemio.xfer.count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7528.C[3] O=$abc$61454$n9239
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:471|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[0] I3=$false O=$abc$61454$n8148
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$7531.C[10] O=$abc$61454$n8167
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[10] CO=$auto$alumacc.cc:474:replace_alu$7531.C[11] I0=$false I1=soc.spimemio.rd_addr[10]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$7531.C[11] O=$abc$61454$n8169
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[11] CO=$auto$alumacc.cc:474:replace_alu$7531.C[12] I0=$false I1=soc.spimemio.rd_addr[11]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$7531.C[12] O=$abc$61454$n8171
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[12] CO=$auto$alumacc.cc:474:replace_alu$7531.C[13] I0=$false I1=soc.spimemio.rd_addr[12]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[13] I3=$auto$alumacc.cc:474:replace_alu$7531.C[13] O=$abc$61454$n8173
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[13] CO=$auto$alumacc.cc:474:replace_alu$7531.C[14] I0=$false I1=soc.spimemio.rd_addr[13]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[14] I3=$auto$alumacc.cc:474:replace_alu$7531.C[14] O=$abc$61454$n8175
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[14] CO=$auto$alumacc.cc:474:replace_alu$7531.C[15] I0=$false I1=soc.spimemio.rd_addr[14]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[15] I3=$auto$alumacc.cc:474:replace_alu$7531.C[15] O=$abc$61454$n8177
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[15] CO=$auto$alumacc.cc:474:replace_alu$7531.C[16] I0=$false I1=soc.spimemio.rd_addr[15]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[16] I3=$auto$alumacc.cc:474:replace_alu$7531.C[16] O=$abc$61454$n8179
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[16] CO=$auto$alumacc.cc:474:replace_alu$7531.C[17] I0=$false I1=soc.spimemio.rd_addr[16]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[17] I3=$auto$alumacc.cc:474:replace_alu$7531.C[17] O=$abc$61454$n8181
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[17] CO=$auto$alumacc.cc:474:replace_alu$7531.C[18] I0=$false I1=soc.spimemio.rd_addr[17]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[18] I3=$auto$alumacc.cc:474:replace_alu$7531.C[18] O=$abc$61454$n8183
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[18] CO=$auto$alumacc.cc:474:replace_alu$7531.C[19] I0=$false I1=soc.spimemio.rd_addr[18]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[19] I3=$auto$alumacc.cc:474:replace_alu$7531.C[19] O=$abc$61454$n8185
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[19] CO=$auto$alumacc.cc:474:replace_alu$7531.C[20] I0=$false I1=soc.spimemio.rd_addr[19]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[20] I3=$auto$alumacc.cc:474:replace_alu$7531.C[20] O=$abc$61454$n8187
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[20] CO=$auto$alumacc.cc:474:replace_alu$7531.C[21] I0=$false I1=soc.spimemio.rd_addr[20]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[21] I3=$auto$alumacc.cc:474:replace_alu$7531.C[21] O=$abc$61454$n8189
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[21] CO=$auto$alumacc.cc:474:replace_alu$7531.C[22] I0=$false I1=soc.spimemio.rd_addr[21]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[22] I3=$auto$alumacc.cc:474:replace_alu$7531.C[22] O=$abc$61454$n8191
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[22] CO=$auto$alumacc.cc:474:replace_alu$7531.C[23] I0=$false I1=soc.spimemio.rd_addr[22]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[23] I3=$auto$alumacc.cc:474:replace_alu$7531.C[23] O=$abc$61454$n8193
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[23] CO=$auto$alumacc.cc:474:replace_alu$7531.C[24] I0=$false I1=soc.spimemio.rd_addr[23]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$7531.C[24] O=$abc$61454$n1432
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.spimemio.rd_addr[2] CO=$auto$alumacc.cc:474:replace_alu$7531.C[4] I0=$false I1=soc.spimemio.rd_addr[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$7531.C[4] O=$abc$61454$n8155
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[4] CO=$auto$alumacc.cc:474:replace_alu$7531.C[5] I0=$false I1=soc.spimemio.rd_addr[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$7531.C[5] O=$abc$61454$n8157
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[5] CO=$auto$alumacc.cc:474:replace_alu$7531.C[6] I0=$false I1=soc.spimemio.rd_addr[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$7531.C[6] O=$abc$61454$n8159
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[6] CO=$auto$alumacc.cc:474:replace_alu$7531.C[7] I0=$false I1=soc.spimemio.rd_addr[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$7531.C[7] O=$abc$61454$n8161
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[7] CO=$auto$alumacc.cc:474:replace_alu$7531.C[8] I0=$false I1=soc.spimemio.rd_addr[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$7531.C[8] O=$abc$61454$n8163
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[8] CO=$auto$alumacc.cc:474:replace_alu$7531.C[9] I0=$false I1=soc.spimemio.rd_addr[8]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.spimemio.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$7531.C[9] O=$abc$61454$n8165
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7531.C[9] CO=$auto$alumacc.cc:474:replace_alu$7531.C[10] I0=$false I1=soc.spimemio.rd_addr[9]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:226|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[0] I2=$false I3=$true O=$abc$61454$n7923
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7534.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7534.C[2] O=$abc$61454$n7925
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7534.C[2] CO=$auto$alumacc.cc:474:replace_alu$7534.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7534.C[3] O=$abc$61454$n7926
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.recv_state[0] I3=$false O=$abc$61454$n9847
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$7537.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$7537.C[2] O=$abc$61454$n9851
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7537.C[2] CO=$auto$alumacc.cc:474:replace_alu$7537.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$7537.C[3] O=$abc$61454$n9853
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.recv_divcnt[0] I3=$false O=$abc$61454$n7780
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7540.C[10] O=$abc$61454$n7800
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[10] CO=$auto$alumacc.cc:474:replace_alu$7540.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7540.C[11] O=$abc$61454$n7802
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[11] CO=$auto$alumacc.cc:474:replace_alu$7540.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7540.C[12] O=$abc$61454$n7804
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[12] CO=$auto$alumacc.cc:474:replace_alu$7540.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7540.C[13] O=$abc$61454$n7806
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[13] CO=$auto$alumacc.cc:474:replace_alu$7540.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7540.C[14] O=$abc$61454$n7808
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[14] CO=$auto$alumacc.cc:474:replace_alu$7540.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7540.C[15] O=$abc$61454$n7810
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[15] CO=$auto$alumacc.cc:474:replace_alu$7540.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7540.C[16] O=$abc$61454$n7812
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[16] CO=$auto$alumacc.cc:474:replace_alu$7540.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7540.C[17] O=$abc$61454$n7814
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[17] CO=$auto$alumacc.cc:474:replace_alu$7540.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7540.C[18] O=$abc$61454$n7816
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[18] CO=$auto$alumacc.cc:474:replace_alu$7540.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7540.C[19] O=$abc$61454$n7818
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[19] CO=$auto$alumacc.cc:474:replace_alu$7540.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7540.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7540.C[20] O=$abc$61454$n7820
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[20] CO=$auto$alumacc.cc:474:replace_alu$7540.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7540.C[21] O=$abc$61454$n7822
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[21] CO=$auto$alumacc.cc:474:replace_alu$7540.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7540.C[22] O=$abc$61454$n7824
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[22] CO=$auto$alumacc.cc:474:replace_alu$7540.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7540.C[23] O=$abc$61454$n7826
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[23] CO=$auto$alumacc.cc:474:replace_alu$7540.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7540.C[24] O=$abc$61454$n7828
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[24] CO=$auto$alumacc.cc:474:replace_alu$7540.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7540.C[25] O=$abc$61454$n7830
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[25] CO=$auto$alumacc.cc:474:replace_alu$7540.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7540.C[26] O=$abc$61454$n7832
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[26] CO=$auto$alumacc.cc:474:replace_alu$7540.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7540.C[27] O=$abc$61454$n7834
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[27] CO=$auto$alumacc.cc:474:replace_alu$7540.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7540.C[28] O=$abc$61454$n7836
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[28] CO=$auto$alumacc.cc:474:replace_alu$7540.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7540.C[29] O=$abc$61454$n7838
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[29] CO=$auto$alumacc.cc:474:replace_alu$7540.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7540.C[2] O=$abc$61454$n7784
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[2] CO=$auto$alumacc.cc:474:replace_alu$7540.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7540.C[30] O=$abc$61454$n7840
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[30] CO=$auto$alumacc.cc:474:replace_alu$7540.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7540.C[31] O=$abc$61454$n7842
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7540.C[3] O=$abc$61454$n7786
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[3] CO=$auto$alumacc.cc:474:replace_alu$7540.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7540.C[4] O=$abc$61454$n7788
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[4] CO=$auto$alumacc.cc:474:replace_alu$7540.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7540.C[5] O=$abc$61454$n7790
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[5] CO=$auto$alumacc.cc:474:replace_alu$7540.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7540.C[6] O=$abc$61454$n7792
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[6] CO=$auto$alumacc.cc:474:replace_alu$7540.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7540.C[7] O=$abc$61454$n7794
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[7] CO=$auto$alumacc.cc:474:replace_alu$7540.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7540.C[8] O=$abc$61454$n7796
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[8] CO=$auto$alumacc.cc:474:replace_alu$7540.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7540.C[9] O=$abc$61454$n7798
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7540.C[9] CO=$auto$alumacc.cc:474:replace_alu$7540.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.send_divcnt[0] I3=$false O=$abc$61454$n8024
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$7543.C[10] O=$abc$61454$n8034
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[10] CO=$auto$alumacc.cc:474:replace_alu$7543.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$7543.C[11] O=$abc$61454$n8035
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[11] CO=$auto$alumacc.cc:474:replace_alu$7543.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$7543.C[12] O=$abc$61454$n8036
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[12] CO=$auto$alumacc.cc:474:replace_alu$7543.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$7543.C[13] O=$abc$61454$n8037
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[13] CO=$auto$alumacc.cc:474:replace_alu$7543.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$7543.C[14] O=$abc$61454$n8038
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[14] CO=$auto$alumacc.cc:474:replace_alu$7543.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$7543.C[15] O=$abc$61454$n8039
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[15] CO=$auto$alumacc.cc:474:replace_alu$7543.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$7543.C[16] O=$abc$61454$n8040
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[16] CO=$auto$alumacc.cc:474:replace_alu$7543.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$7543.C[17] O=$abc$61454$n8041
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[17] CO=$auto$alumacc.cc:474:replace_alu$7543.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$7543.C[18] O=$abc$61454$n8042
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[18] CO=$auto$alumacc.cc:474:replace_alu$7543.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$7543.C[19] O=$abc$61454$n8043
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[19] CO=$auto$alumacc.cc:474:replace_alu$7543.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$7543.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$7543.C[20] O=$abc$61454$n8044
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[20] CO=$auto$alumacc.cc:474:replace_alu$7543.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$7543.C[21] O=$abc$61454$n8045
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[21] CO=$auto$alumacc.cc:474:replace_alu$7543.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$7543.C[22] O=$abc$61454$n8046
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[22] CO=$auto$alumacc.cc:474:replace_alu$7543.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$7543.C[23] O=$abc$61454$n8047
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[23] CO=$auto$alumacc.cc:474:replace_alu$7543.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$7543.C[24] O=$abc$61454$n8048
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[24] CO=$auto$alumacc.cc:474:replace_alu$7543.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$7543.C[25] O=$abc$61454$n8049
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[25] CO=$auto$alumacc.cc:474:replace_alu$7543.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$7543.C[26] O=$abc$61454$n8050
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[26] CO=$auto$alumacc.cc:474:replace_alu$7543.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$7543.C[27] O=$abc$61454$n8051
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[27] CO=$auto$alumacc.cc:474:replace_alu$7543.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$7543.C[28] O=$abc$61454$n8052
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[28] CO=$auto$alumacc.cc:474:replace_alu$7543.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$7543.C[29] O=$abc$61454$n8053
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[29] CO=$auto$alumacc.cc:474:replace_alu$7543.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$7543.C[2] O=$abc$61454$n8026
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[2] CO=$auto$alumacc.cc:474:replace_alu$7543.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$7543.C[30] O=$abc$61454$n8054
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[30] CO=$auto$alumacc.cc:474:replace_alu$7543.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$7543.C[31] O=$abc$61454$n8055
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$7543.C[3] O=$abc$61454$n8027
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[3] CO=$auto$alumacc.cc:474:replace_alu$7543.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$7543.C[4] O=$abc$61454$n8028
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[4] CO=$auto$alumacc.cc:474:replace_alu$7543.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$7543.C[5] O=$abc$61454$n8029
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[5] CO=$auto$alumacc.cc:474:replace_alu$7543.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$7543.C[6] O=$abc$61454$n8030
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[6] CO=$auto$alumacc.cc:474:replace_alu$7543.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$7543.C[7] O=$abc$61454$n8031
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[7] CO=$auto$alumacc.cc:474:replace_alu$7543.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$7543.C[8] O=$abc$61454$n8032
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[8] CO=$auto$alumacc.cc:474:replace_alu$7543.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$7543.C[9] O=$abc$61454$n8033
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7543.C[9] CO=$auto$alumacc.cc:474:replace_alu$7543.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[0] I2=$false I3=$true O=$auto$wreduce.cc:347:run$7306[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.pcpi_mul.mul_counter[0] CO=$auto$alumacc.cc:474:replace_alu$7546.C[2] I0=soc.cpu.pcpi_mul.mul_counter[1] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7546.C[2] O=$auto$wreduce.cc:347:run$7306[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7546.C[2] CO=$auto$alumacc.cc:474:replace_alu$7546.C[3] I0=soc.cpu.pcpi_mul.mul_counter[2] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7546.C[3] O=$auto$wreduce.cc:347:run$7306[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7546.C[3] CO=$auto$alumacc.cc:474:replace_alu$7546.C[4] I0=soc.cpu.pcpi_mul.mul_counter[3] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7546.C[4] O=$auto$wreduce.cc:347:run$7306[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7546.C[4] CO=$auto$alumacc.cc:474:replace_alu$7546.C[5] I0=soc.cpu.pcpi_mul.mul_counter[4] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7546.C[5] O=$abc$61454$n8967
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$7546.C[5] CO=$auto$alumacc.cc:474:replace_alu$7546.C[6] I0=soc.cpu.pcpi_mul.mul_counter[5] I1=$true
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.pcpi_mul.mul_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$7546.C[6] O=$auto$wreduce.cc:347:run$7306[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2227|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11048 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[28]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11241.C[2] I0=$abc$61454$n10197 I1=$abc$61454$n10199
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11051 I2=$abc$61454$n11040 I3=$auto$maccmap.cc:240:synth$11241.C[2] O=soc.cpu.pcpi_mul.next_rd[30]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11241.C[2] CO=$auto$maccmap.cc:240:synth$11241.C[3] I0=$abc$61454$n11051 I1=$abc$61454$n11040
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11053 I2=$abc$61454$n11043 I3=$auto$maccmap.cc:240:synth$11241.C[3] O=soc.cpu.pcpi_mul.next_rd[31]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11241.C[3] CO=$auto$maccmap.cc:240:synth$11241.C[4] I0=$abc$61454$n11053 I1=$abc$61454$n11043
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11046 I3=$auto$maccmap.cc:240:synth$11241.C[4] O=soc.cpu.pcpi_mul.next_rdt[31]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11287 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[48]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11408.C[2] I0=$abc$61454$n10201 I1=$abc$61454$n10203
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11290 I2=$abc$61454$n11279 I3=$auto$maccmap.cc:240:synth$11408.C[2] O=soc.cpu.pcpi_mul.next_rd[50]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11408.C[2] CO=$auto$maccmap.cc:240:synth$11408.C[3] I0=$abc$61454$n11290 I1=$abc$61454$n11279
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11292 I2=$abc$61454$n11282 I3=$auto$maccmap.cc:240:synth$11408.C[3] O=soc.cpu.pcpi_mul.next_rd[51]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11408.C[3] CO=$auto$maccmap.cc:240:synth$11408.C[4] I0=$abc$61454$n11292 I1=$abc$61454$n11282
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11285 I3=$auto$maccmap.cc:240:synth$11408.C[4] O=soc.cpu.pcpi_mul.next_rdt[51]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11177 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[56]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11415.C[2] I0=$abc$61454$n10205 I1=$abc$61454$n10207
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11180 I2=$abc$61454$n11169 I3=$auto$maccmap.cc:240:synth$11415.C[2] O=soc.cpu.pcpi_mul.next_rd[58]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11415.C[2] CO=$auto$maccmap.cc:240:synth$11415.C[3] I0=$abc$61454$n11180 I1=$abc$61454$n11169
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11182 I2=$abc$61454$n11172 I3=$auto$maccmap.cc:240:synth$11415.C[3] O=soc.cpu.pcpi_mul.next_rd[59]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11415.C[3] CO=$auto$maccmap.cc:240:synth$11415.C[4] I0=$abc$61454$n11182 I1=$abc$61454$n11172
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11175 I3=$auto$maccmap.cc:240:synth$11415.C[4] O=soc.cpu.pcpi_mul.next_rdt[59]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11155 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[44]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11422.C[2] I0=$abc$61454$n10209 I1=$abc$61454$n10211
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11158 I2=$abc$61454$n11147 I3=$auto$maccmap.cc:240:synth$11422.C[2] O=soc.cpu.pcpi_mul.next_rd[46]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11422.C[2] CO=$auto$maccmap.cc:240:synth$11422.C[3] I0=$abc$61454$n11158 I1=$abc$61454$n11147
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11160 I2=$abc$61454$n11150 I3=$auto$maccmap.cc:240:synth$11422.C[3] O=soc.cpu.pcpi_mul.next_rd[47]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11422.C[3] CO=$auto$maccmap.cc:240:synth$11422.C[4] I0=$abc$61454$n11160 I1=$abc$61454$n11150
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11153 I3=$auto$maccmap.cc:240:synth$11422.C[4] O=soc.cpu.pcpi_mul.next_rdt[47]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11133 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[52]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11429.C[2] I0=$abc$61454$n10213 I1=$abc$61454$n10215
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11136 I2=$abc$61454$n11125 I3=$auto$maccmap.cc:240:synth$11429.C[2] O=soc.cpu.pcpi_mul.next_rd[54]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11429.C[2] CO=$auto$maccmap.cc:240:synth$11429.C[3] I0=$abc$61454$n11136 I1=$abc$61454$n11125
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11138 I2=$abc$61454$n11128 I3=$auto$maccmap.cc:240:synth$11429.C[3] O=soc.cpu.pcpi_mul.next_rd[55]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11429.C[3] CO=$auto$maccmap.cc:240:synth$11429.C[4] I0=$abc$61454$n11138 I1=$abc$61454$n11128
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11131 I3=$auto$maccmap.cc:240:synth$11429.C[4] O=soc.cpu.pcpi_mul.next_rdt[55]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11111 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[40]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11436.C[2] I0=$abc$61454$n10217 I1=$abc$61454$n10219
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11114 I2=$abc$61454$n11103 I3=$auto$maccmap.cc:240:synth$11436.C[2] O=soc.cpu.pcpi_mul.next_rd[42]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11436.C[2] CO=$auto$maccmap.cc:240:synth$11436.C[3] I0=$abc$61454$n11114 I1=$abc$61454$n11103
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11116 I2=$abc$61454$n11106 I3=$auto$maccmap.cc:240:synth$11436.C[3] O=soc.cpu.pcpi_mul.next_rd[43]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11436.C[3] CO=$auto$maccmap.cc:240:synth$11436.C[4] I0=$abc$61454$n11116 I1=$abc$61454$n11106
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11109 I3=$auto$maccmap.cc:240:synth$11436.C[4] O=soc.cpu.pcpi_mul.next_rdt[43]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11089 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[60]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11443.C[2] I0=$abc$61454$n10221 I1=$abc$61454$n10223
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11092 I2=$abc$61454$n11084 I3=$auto$maccmap.cc:240:synth$11443.C[2] O=soc.cpu.pcpi_mul.next_rd[62]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11443.C[2] CO=$auto$maccmap.cc:240:synth$11443.C[3] I0=$abc$61454$n11092 I1=$abc$61454$n11084
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11094 I2=$abc$61454$n11087 I3=$auto$maccmap.cc:240:synth$11443.C[3] O=soc.cpu.pcpi_mul.next_rd[63]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11375 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[36]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11450.C[2] I0=$abc$61454$n10225 I1=$abc$61454$n10227
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11378 I2=$abc$61454$n11367 I3=$auto$maccmap.cc:240:synth$11450.C[2] O=soc.cpu.pcpi_mul.next_rd[38]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11450.C[2] CO=$auto$maccmap.cc:240:synth$11450.C[3] I0=$abc$61454$n11378 I1=$abc$61454$n11367
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11380 I2=$abc$61454$n11370 I3=$auto$maccmap.cc:240:synth$11450.C[3] O=soc.cpu.pcpi_mul.next_rd[39]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11450.C[3] CO=$auto$maccmap.cc:240:synth$11450.C[4] I0=$abc$61454$n11380 I1=$abc$61454$n11370
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11373 I3=$auto$maccmap.cc:240:synth$11450.C[4] O=soc.cpu.pcpi_mul.next_rdt[39]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11353 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[16]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11457.C[2] I0=$abc$61454$n10229 I1=$abc$61454$n10231
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11356 I2=$abc$61454$n11345 I3=$auto$maccmap.cc:240:synth$11457.C[2] O=soc.cpu.pcpi_mul.next_rd[18]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11457.C[2] CO=$auto$maccmap.cc:240:synth$11457.C[3] I0=$abc$61454$n11356 I1=$abc$61454$n11345
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11358 I2=$abc$61454$n11348 I3=$auto$maccmap.cc:240:synth$11457.C[3] O=soc.cpu.pcpi_mul.next_rd[19]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11457.C[3] CO=$auto$maccmap.cc:240:synth$11457.C[4] I0=$abc$61454$n11358 I1=$abc$61454$n11348
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11351 I3=$auto$maccmap.cc:240:synth$11457.C[4] O=soc.cpu.pcpi_mul.next_rdt[19]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11331 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[32]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11464.C[2] I0=$abc$61454$n10233 I1=$abc$61454$n10235
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11334 I2=$abc$61454$n11323 I3=$auto$maccmap.cc:240:synth$11464.C[2] O=soc.cpu.pcpi_mul.next_rd[34]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11464.C[2] CO=$auto$maccmap.cc:240:synth$11464.C[3] I0=$abc$61454$n11334 I1=$abc$61454$n11323
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11336 I2=$abc$61454$n11326 I3=$auto$maccmap.cc:240:synth$11464.C[3] O=soc.cpu.pcpi_mul.next_rd[35]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11464.C[3] CO=$auto$maccmap.cc:240:synth$11464.C[4] I0=$abc$61454$n11336 I1=$abc$61454$n11326
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11329 I3=$auto$maccmap.cc:240:synth$11464.C[4] O=soc.cpu.pcpi_mul.next_rdt[35]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11309 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[0]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11471.C[2] I0=$abc$61454$n10237 I1=$abc$61454$n10239
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11312 I2=$abc$61454$n11301 I3=$auto$maccmap.cc:240:synth$11471.C[2] O=soc.cpu.pcpi_mul.next_rd[2]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11471.C[2] CO=$auto$maccmap.cc:240:synth$11471.C[3] I0=$abc$61454$n11312 I1=$abc$61454$n11301
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11314 I2=$abc$61454$n11304 I3=$auto$maccmap.cc:240:synth$11471.C[3] O=soc.cpu.pcpi_mul.next_rd[3]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11471.C[3] CO=$auto$maccmap.cc:240:synth$11471.C[4] I0=$abc$61454$n11314 I1=$abc$61454$n11304
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11307 I3=$auto$maccmap.cc:240:synth$11471.C[4] O=soc.cpu.pcpi_mul.next_rdt[3]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11070 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[12]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11517.C[2] I0=$abc$61454$n10241 I1=$abc$61454$n10243
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11073 I2=$abc$61454$n11062 I3=$auto$maccmap.cc:240:synth$11517.C[2] O=soc.cpu.pcpi_mul.next_rd[14]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11517.C[2] CO=$auto$maccmap.cc:240:synth$11517.C[3] I0=$abc$61454$n11073 I1=$abc$61454$n11062
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11075 I2=$abc$61454$n11065 I3=$auto$maccmap.cc:240:synth$11517.C[3] O=soc.cpu.pcpi_mul.next_rd[15]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11517.C[3] CO=$auto$maccmap.cc:240:synth$11517.C[4] I0=$abc$61454$n11075 I1=$abc$61454$n11065
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11068 I3=$auto$maccmap.cc:240:synth$11517.C[4] O=soc.cpu.pcpi_mul.next_rdt[15]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11265 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[24]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11524.C[2] I0=$abc$61454$n10245 I1=$abc$61454$n10247
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11268 I2=$abc$61454$n11257 I3=$auto$maccmap.cc:240:synth$11524.C[2] O=soc.cpu.pcpi_mul.next_rd[26]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11524.C[2] CO=$auto$maccmap.cc:240:synth$11524.C[3] I0=$abc$61454$n11268 I1=$abc$61454$n11257
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11270 I2=$abc$61454$n11260 I3=$auto$maccmap.cc:240:synth$11524.C[3] O=soc.cpu.pcpi_mul.next_rd[27]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11524.C[3] CO=$auto$maccmap.cc:240:synth$11524.C[4] I0=$abc$61454$n11270 I1=$abc$61454$n11260
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11263 I3=$auto$maccmap.cc:240:synth$11524.C[4] O=soc.cpu.pcpi_mul.next_rdt[27]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11243 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[4]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11531.C[2] I0=$abc$61454$n10249 I1=$abc$61454$n10251
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11246 I2=$abc$61454$n11235 I3=$auto$maccmap.cc:240:synth$11531.C[2] O=soc.cpu.pcpi_mul.next_rd[6]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11531.C[2] CO=$auto$maccmap.cc:240:synth$11531.C[3] I0=$abc$61454$n11246 I1=$abc$61454$n11235
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11248 I2=$abc$61454$n11238 I3=$auto$maccmap.cc:240:synth$11531.C[3] O=soc.cpu.pcpi_mul.next_rd[7]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11531.C[3] CO=$auto$maccmap.cc:240:synth$11531.C[4] I0=$abc$61454$n11248 I1=$abc$61454$n11238
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11241 I3=$auto$maccmap.cc:240:synth$11531.C[4] O=soc.cpu.pcpi_mul.next_rdt[7]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11221 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[20]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11538.C[2] I0=$abc$61454$n10253 I1=$abc$61454$n10255
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11224 I2=$abc$61454$n11213 I3=$auto$maccmap.cc:240:synth$11538.C[2] O=soc.cpu.pcpi_mul.next_rd[22]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11538.C[2] CO=$auto$maccmap.cc:240:synth$11538.C[3] I0=$abc$61454$n11224 I1=$abc$61454$n11213
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11226 I2=$abc$61454$n11216 I3=$auto$maccmap.cc:240:synth$11538.C[3] O=soc.cpu.pcpi_mul.next_rd[23]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11538.C[3] CO=$auto$maccmap.cc:240:synth$11538.C[4] I0=$abc$61454$n11226 I1=$abc$61454$n11216
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11219 I3=$auto$maccmap.cc:240:synth$11538.C[4] O=soc.cpu.pcpi_mul.next_rdt[23]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$61454$n11199 I2=$false I3=$false O=soc.cpu.pcpi_mul.next_rd[8]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$11546.C[2] I0=$abc$61454$n10257 I1=$abc$61454$n10259
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11202 I2=$abc$61454$n11191 I3=$auto$maccmap.cc:240:synth$11546.C[2] O=soc.cpu.pcpi_mul.next_rd[10]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11546.C[2] CO=$auto$maccmap.cc:240:synth$11546.C[3] I0=$abc$61454$n11202 I1=$abc$61454$n11191
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$61454$n11204 I2=$abc$61454$n11194 I3=$auto$maccmap.cc:240:synth$11546.C[3] O=soc.cpu.pcpi_mul.next_rd[11]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$11546.C[3] CO=$auto$maccmap.cc:240:synth$11546.C[4] I0=$abc$61454$n11204 I1=$abc$61454$n11194
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$61454$n11197 I3=$auto$maccmap.cc:240:synth$11546.C[4] O=soc.cpu.pcpi_mul.next_rdt[11]
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1342 Q=soc.cpu.cpu_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1624 Q=soc.cpu.cpu_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n242 Q=soc.cpu.cpu_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n167 Q=soc.cpu.cpu_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n72 Q=soc.cpu.cpu_state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n4996 Q=soc.cpu.cpu_state[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5756 Q=soc.cpu.mem_la_firstword_reg R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5798 Q=soc.cpu.last_mem_valid R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:373|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[0] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[1] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[2] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[3] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[4] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[5] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[6] E=soc.cpu.mem_xfer Q=soc.cpu.mem_rdata_q[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6229 Q=soc.cpu.mem_rdata_q[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6094 Q=soc.cpu.mem_rdata_q[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6097 Q=soc.cpu.mem_rdata_q[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6100 Q=soc.cpu.mem_rdata_q[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6103 Q=soc.cpu.mem_rdata_q[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6115 Q=soc.cpu.mem_rdata_q[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6118 Q=soc.cpu.mem_rdata_q[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6121 Q=soc.cpu.mem_rdata_q[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6163 Q=soc.cpu.mem_rdata_q[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6166 Q=soc.cpu.mem_rdata_q[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6169 Q=soc.cpu.mem_rdata_q[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6172 Q=soc.cpu.mem_rdata_q[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6175 Q=soc.cpu.mem_rdata_q[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6192 Q=soc.cpu.mem_rdata_q[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6195 Q=soc.cpu.mem_rdata_q[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6198 Q=soc.cpu.mem_rdata_q[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6201 Q=soc.cpu.mem_rdata_q[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6204 Q=soc.cpu.mem_rdata_q[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6022 Q=soc.cpu.mem_rdata_q[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6025 Q=soc.cpu.mem_rdata_q[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6028 Q=soc.cpu.mem_rdata_q[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6031 Q=soc.cpu.mem_rdata_q[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6034 Q=soc.cpu.mem_rdata_q[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6037 Q=soc.cpu.mem_rdata_q[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6234 Q=soc.cpu.mem_rdata_q[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:413|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[16] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[17] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[18] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[19] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[20] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[21] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[22] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[23] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[24] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[25] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[26] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[27] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[28] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[29] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[30] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata[31] E=$abc$61454$n4530 Q=soc.cpu.mem_16bit_buffer[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6277 E=$abc$61454$n4557 Q=soc.cpu.prefetched_high_word R=soc.cpu.clear_prefetched_high_word
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_la_read E=$abc$61454$n4559 Q=soc.cpu.mem_la_secondword R=$abc$61454$n4533
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2345 E=$abc$61454$n4562 Q=soc.cpu.mem_state[0] R=$abc$61454$n4533
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2362 E=$abc$61454$n4562 Q=soc.cpu.mem_state[1] R=$abc$61454$n4533
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6250 E=$abc$61454$n4532 Q=soc.cpu.mem_wstrb[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6253 E=$abc$61454$n4532 Q=soc.cpu.mem_wstrb[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6256 E=$abc$61454$n4532 Q=soc.cpu.mem_wstrb[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6259 E=$abc$61454$n4532 Q=soc.cpu.mem_wstrb[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[0] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[1] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[2] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[3] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[4] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[5] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[6] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.reg_op2[7] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[8] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[9] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[10] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[11] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[12] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[13] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[14] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[15] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[16] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[17] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[18] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[19] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[20] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[21] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[22] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[23] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[24] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[25] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[26] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[27] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[28] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[29] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[30] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_wdata[31] E=$abc$61454$n4565 Q=soc.cpu.mem_wdata[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61454$n4568 Q=soc.cpu.mem_addr[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61454$n4568 Q=soc.cpu.mem_addr[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[2] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[3] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[4] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[5] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[6] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[7] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[8] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[9] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[10] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[11] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[12] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[13] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[14] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[15] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[16] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[17] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[18] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[19] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[20] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[21] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[22] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[23] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[24] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[25] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[26] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[27] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[28] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[29] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[30] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_la_addr[31] E=$abc$61454$n4568 Q=soc.cpu.mem_addr[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2948 E=$abc$61454$n4572 Q=soc.cpu.mem_valid R=$abc$61454$n4533
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:548|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6386 Q=soc.cpu.is_compare R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6408 E=$abc$61454$n4573 Q=soc.cpu.is_alu_reg_reg
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6399 E=$abc$61454$n4573 Q=soc.cpu.is_alu_reg_imm
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1155 Q=soc.cpu.is_lbu_lhu_lw
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6396 E=$abc$61454$n4574 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1159 Q=soc.cpu.is_slti_blt_slt
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n1168 Q=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub R=$abc$61454$n4575
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6393 E=$abc$61454$n4573 Q=soc.cpu.is_sb_sh_sw
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5656 E=$abc$61454$n4575 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5657 E=$abc$61454$n4575 Q=soc.cpu.is_slli_srli_srai
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6388 E=$abc$61454$n4573 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1171 Q=soc.cpu.is_lui_auipc_jal
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n0 E=$abc$61454$n4573 Q=soc.cpu.compressed_instr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6487 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6488 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6489 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6482 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6486 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6490 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6491 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6484 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6485 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6492 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6481 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_latched[12] E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6328 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6329 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6330 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6331 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6332 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6333 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6334 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6483 E=$abc$61454$n4573 Q=soc.cpu.decoded_imm_uj[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n1912 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1919 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[1] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1926 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[2] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1933 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[3] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1940 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[4] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1947 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[5] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1954 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[6] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1961 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[7] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1968 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[8] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1975 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[9] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1982 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[10] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1989 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[11] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n1995 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[12] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2000 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[13] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2005 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[14] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2010 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[15] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2015 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[16] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2020 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[17] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2025 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[18] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2030 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[19] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2035 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[20] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2040 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[21] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2045 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[22] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2050 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[23] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2055 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[24] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2060 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[25] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2065 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[26] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2070 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[27] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2075 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[28] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2080 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[29] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2085 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[30] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n2091 E=$abc$61454$n4575 Q=soc.cpu.decoded_imm[31] R=$abc$61454$n5
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6336 Q=soc.cpu.decoded_rs2[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6338 Q=soc.cpu.decoded_rs2[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6340 Q=soc.cpu.decoded_rs2[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6342 Q=soc.cpu.decoded_rs2[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6344 Q=soc.cpu.decoded_rs2[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$false E=$abc$61454$n4573 Q=soc.cpu.decoded_rs2[5] R=$abc$61454$n1
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6415 Q=soc.cpu.decoded_rs1[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6417 Q=soc.cpu.decoded_rs1[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6419 Q=soc.cpu.decoded_rs1[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6421 Q=soc.cpu.decoded_rs1[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n6423 Q=soc.cpu.decoded_rs1[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6493 E=$abc$61454$n4573 Q=soc.cpu.decoded_rs1[5] R=$abc$61454$n0
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6292 E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6294 E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6296 E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6298 E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6300 E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=$abc$61454$n4573 Q=soc.cpu.decoded_rd[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5658 E=$abc$61454$n4575 Q=soc.cpu.instr_timer
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5724 E=$abc$61454$n4573 Q=soc.cpu.instr_waitirq
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5659 E=$abc$61454$n4575 Q=soc.cpu.instr_maskirq
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5725 E=$abc$61454$n4573 Q=soc.cpu.instr_retirq
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5660 E=$abc$61454$n4575 Q=soc.cpu.instr_setq
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5661 E=$abc$61454$n4575 Q=soc.cpu.instr_getq
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5663 E=$abc$61454$n4575 Q=soc.cpu.instr_ecall_ebreak
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5665 E=$abc$61454$n4575 Q=soc.cpu.instr_rdinstrh
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5666 E=$abc$61454$n4575 Q=soc.cpu.instr_rdinstr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5669 E=$abc$61454$n4575 Q=soc.cpu.instr_rdcycleh
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5672 E=$abc$61454$n4575 Q=soc.cpu.instr_rdcycle
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5674 E=$abc$61454$n4576 Q=soc.cpu.instr_and R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5677 E=$abc$61454$n4576 Q=soc.cpu.instr_or R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5679 E=$abc$61454$n4576 Q=soc.cpu.instr_sra R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5680 E=$abc$61454$n4576 Q=soc.cpu.instr_srl R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5682 E=$abc$61454$n4576 Q=soc.cpu.instr_xor R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5684 E=$abc$61454$n4576 Q=soc.cpu.instr_sltu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5686 E=$abc$61454$n4576 Q=soc.cpu.instr_slt R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5688 E=$abc$61454$n4576 Q=soc.cpu.instr_sll R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5690 E=$abc$61454$n4576 Q=soc.cpu.instr_sub R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5691 E=$abc$61454$n4576 Q=soc.cpu.instr_add R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5693 E=$abc$61454$n4575 Q=soc.cpu.instr_srai
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5694 E=$abc$61454$n4575 Q=soc.cpu.instr_srli
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5696 E=$abc$61454$n4575 Q=soc.cpu.instr_slli
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5697 E=$abc$61454$n4576 Q=soc.cpu.instr_andi R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5698 E=$abc$61454$n4576 Q=soc.cpu.instr_ori R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5699 E=$abc$61454$n4576 Q=soc.cpu.instr_xori R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5700 E=$abc$61454$n4576 Q=soc.cpu.instr_sltiu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5701 E=$abc$61454$n4576 Q=soc.cpu.instr_slti R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5702 E=$abc$61454$n4576 Q=soc.cpu.instr_addi R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5703 E=$abc$61454$n4575 Q=soc.cpu.instr_sw
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5704 E=$abc$61454$n4575 Q=soc.cpu.instr_sh
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5705 E=$abc$61454$n4575 Q=soc.cpu.instr_sb
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5706 E=$abc$61454$n4575 Q=soc.cpu.instr_lhu
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5707 E=$abc$61454$n4575 Q=soc.cpu.instr_lbu
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5708 E=$abc$61454$n4575 Q=soc.cpu.instr_lw
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5709 E=$abc$61454$n4575 Q=soc.cpu.instr_lh
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5710 E=$abc$61454$n4575 Q=soc.cpu.instr_lb
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5711 E=$abc$61454$n4576 Q=soc.cpu.instr_bgeu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5712 E=$abc$61454$n4576 Q=soc.cpu.instr_bltu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5713 E=$abc$61454$n4576 Q=soc.cpu.instr_bge R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5714 E=$abc$61454$n4576 Q=soc.cpu.instr_blt R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5715 E=$abc$61454$n4576 Q=soc.cpu.instr_bne R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5716 E=$abc$61454$n4576 Q=soc.cpu.instr_beq R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6287 E=$abc$61454$n4573 Q=soc.cpu.instr_jalr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6284 E=$abc$61454$n4573 Q=soc.cpu.instr_jal
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5488 E=$abc$61454$n4573 Q=soc.cpu.instr_auipc
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n6279 E=$abc$61454$n4573 Q=soc.cpu.instr_lui
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[0] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[1] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[2] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[3] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[4] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[5] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[6] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[12] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[13] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[14] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[25] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[26] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[27] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[28] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[29] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[30] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_rdata_q[31] E=$abc$61454$n4575 Q=soc.cpu.pcpi_insn[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:839|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n6495 Q=soc.cpu.clear_prefetched_high_word_q S=$abc$61454$n5653
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1271|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7121 Q=soc.cpu.do_waitirq R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5448 Q=soc.cpu.pcpi_timeout R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7296[0] E=$abc$61454$n4582 Q=soc.cpu.pcpi_timeout_counter[0] S=$abc$61454$n3
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n10184 E=$abc$61454$n4583 Q=soc.cpu.pcpi_timeout_counter[1] S=$abc$61454$n3
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7296[2] E=$abc$61454$n4582 Q=soc.cpu.pcpi_timeout_counter[2] S=$abc$61454$n3
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7296[3] E=$abc$61454$n4582 Q=soc.cpu.pcpi_timeout_counter[3] S=$abc$61454$n3
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3457 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n3462 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[1] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3467 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3472 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3477 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3482 E=$abc$61454$n4595 Q=soc.cpu.latched_rd[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9694 E=$abc$61454$n4590 Q=soc.cpu.latched_is_lh R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9692 E=$abc$61454$n4590 Q=soc.cpu.latched_is_lu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.compressed_instr E=$abc$61454$n4594 Q=soc.cpu.latched_compr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3451 E=$abc$61454$n4595 Q=soc.cpu.latched_branch R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10911 E=$abc$61454$n4596 Q=soc.cpu.latched_stalu R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n9689 Q=soc.cpu.latched_store S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7349 E=$abc$61454$n4600 Q=soc.cpu.irq_state[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7350 E=$abc$61454$n4600 Q=soc.cpu.irq_state[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7119 Q=soc.cpu.decoder_pseudo_trigger R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n7113 Q=soc.cpu.decoder_trigger
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7128 E=$abc$61454$n4603 Q=soc.cpu.mem_do_wdata R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7127 E=$abc$61454$n4605 Q=soc.cpu.mem_do_rdata R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7073 E=$abc$61454$n4612 Q=soc.cpu.mem_do_rinst S=$abc$61454$n4607
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n5640 E=$abc$61454$n4627 Q=soc.cpu.mem_do_prefetch R=$abc$61454$n4601
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6979 Q=soc.cpu.timer[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6982 Q=soc.cpu.timer[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6985 Q=soc.cpu.timer[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6988 Q=soc.cpu.timer[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6991 Q=soc.cpu.timer[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6994 Q=soc.cpu.timer[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n6997 Q=soc.cpu.timer[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7000 Q=soc.cpu.timer[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7003 Q=soc.cpu.timer[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7006 Q=soc.cpu.timer[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7009 Q=soc.cpu.timer[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7012 Q=soc.cpu.timer[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7015 Q=soc.cpu.timer[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7018 Q=soc.cpu.timer[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7021 Q=soc.cpu.timer[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7024 Q=soc.cpu.timer[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7027 Q=soc.cpu.timer[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7030 Q=soc.cpu.timer[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7033 Q=soc.cpu.timer[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7036 Q=soc.cpu.timer[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7039 Q=soc.cpu.timer[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7042 Q=soc.cpu.timer[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7045 Q=soc.cpu.timer[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7048 Q=soc.cpu.timer[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7051 Q=soc.cpu.timer[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7054 Q=soc.cpu.timer[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7057 Q=soc.cpu.timer[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7060 Q=soc.cpu.timer[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7063 Q=soc.cpu.timer[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7066 Q=soc.cpu.timer[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7069 Q=soc.cpu.timer[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7072 Q=soc.cpu.timer[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7144 Q=soc.cpu.irq_pending[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n4166 E=$abc$61454$n4636 Q=soc.cpu.irq_pending[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n7156 Q=soc.cpu.irq_pending[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10634 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10635 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10636 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10637 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10638 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10639 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10640 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10641 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10642 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10643 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10644 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10645 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10646 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10647 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10648 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10649 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10650 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10651 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10652 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10653 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10654 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10655 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10656 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10657 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10658 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10659 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10660 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10661 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10662 E=$abc$61454$n4629 Q=soc.cpu.irq_pending[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[0] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[0] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[1] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[1] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[2] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[2] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[3] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[3] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[4] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[4] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[5] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[5] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[6] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[6] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[7] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[7] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[8] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[8] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[9] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[9] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[10] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[10] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[11] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[11] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[12] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[12] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[13] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[13] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[14] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[14] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[15] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[15] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[16] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[16] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[17] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[17] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[18] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[18] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[19] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[19] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[20] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[20] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[21] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[21] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[22] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[22] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[23] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[23] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[24] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[24] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[25] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[25] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[26] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[26] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[27] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[27] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[28] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[28] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[29] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[29] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[30] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[30] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.cpuregs_rs1[31] E=$abc$61454$n4635 Q=soc.cpu.irq_mask[31] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n3424 E=$abc$61454$n4636 Q=soc.cpu.irq_active R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.irq_active E=$abc$61454$n4656 Q=soc.cpu.irq_delay R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9815 Q=soc.cpu.reg_out[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9816 Q=soc.cpu.reg_out[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9817 Q=soc.cpu.reg_out[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9818 Q=soc.cpu.reg_out[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9819 Q=soc.cpu.reg_out[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9820 Q=soc.cpu.reg_out[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9821 Q=soc.cpu.reg_out[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9822 Q=soc.cpu.reg_out[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9823 Q=soc.cpu.reg_out[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9824 Q=soc.cpu.reg_out[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9825 Q=soc.cpu.reg_out[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9826 Q=soc.cpu.reg_out[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9827 Q=soc.cpu.reg_out[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n9828 Q=soc.cpu.reg_out[13] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9829 Q=soc.cpu.reg_out[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9830 Q=soc.cpu.reg_out[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9831 Q=soc.cpu.reg_out[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9832 Q=soc.cpu.reg_out[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9833 Q=soc.cpu.reg_out[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9834 Q=soc.cpu.reg_out[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9835 Q=soc.cpu.reg_out[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9836 Q=soc.cpu.reg_out[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9837 Q=soc.cpu.reg_out[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9838 Q=soc.cpu.reg_out[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9839 Q=soc.cpu.reg_out[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9840 Q=soc.cpu.reg_out[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9841 Q=soc.cpu.reg_out[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9842 Q=soc.cpu.reg_out[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9843 Q=soc.cpu.reg_out[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9844 Q=soc.cpu.reg_out[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9845 Q=soc.cpu.reg_out[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9846 Q=soc.cpu.reg_out[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9655 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9656 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9657 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9658 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9659 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9660 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9661 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9662 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9663 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9664 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9665 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9666 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9667 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9668 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9669 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9670 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9671 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9672 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9673 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9674 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9675 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9676 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9677 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9678 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9679 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9680 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9681 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9682 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9683 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9684 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9685 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9686 E=$abc$61454$n4637 Q=soc.cpu.reg_op2[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9623 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9624 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9625 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9626 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9627 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9628 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9629 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9630 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9631 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9632 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9633 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9634 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9635 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9636 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9637 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9638 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9639 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9640 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9641 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9642 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9643 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9644 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9645 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9646 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9647 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9648 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9649 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9650 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9651 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9652 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9653 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9654 E=$abc$61454$n4641 Q=soc.cpu.reg_op1[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6500 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6503 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6506 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6509 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6512 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6515 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6518 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6521 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6524 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6527 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6530 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6533 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6536 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6539 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6542 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6545 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n6548 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[16] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6551 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n6554 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[18] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6557 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6560 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6563 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6566 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6569 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6572 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6575 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6578 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6581 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6584 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6587 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6590 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6593 E=$abc$61454$n4593 Q=soc.cpu.reg_next_pc[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6499 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6502 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6505 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6508 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6511 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6514 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6517 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6520 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6523 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6526 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6529 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6532 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6535 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6538 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6541 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6544 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n6547 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[16] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6550 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n6553 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[18] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6556 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6559 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6562 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6565 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6568 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6571 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6574 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6577 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6580 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6583 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6586 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6589 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6592 E=$abc$61454$n4593 Q=soc.cpu.reg_pc[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[0] E=$abc$61454$n4656 Q=soc.cpu.count_instr[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10183 E=$abc$61454$n4653 Q=soc.cpu.count_instr[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[2] E=$abc$61454$n4656 Q=soc.cpu.count_instr[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[3] E=$abc$61454$n4656 Q=soc.cpu.count_instr[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[4] E=$abc$61454$n4656 Q=soc.cpu.count_instr[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[5] E=$abc$61454$n4656 Q=soc.cpu.count_instr[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[6] E=$abc$61454$n4656 Q=soc.cpu.count_instr[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[7] E=$abc$61454$n4656 Q=soc.cpu.count_instr[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[8] E=$abc$61454$n4656 Q=soc.cpu.count_instr[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[9] E=$abc$61454$n4656 Q=soc.cpu.count_instr[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[10] E=$abc$61454$n4656 Q=soc.cpu.count_instr[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[11] E=$abc$61454$n4656 Q=soc.cpu.count_instr[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[12] E=$abc$61454$n4656 Q=soc.cpu.count_instr[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[13] E=$abc$61454$n4656 Q=soc.cpu.count_instr[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[14] E=$abc$61454$n4656 Q=soc.cpu.count_instr[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[15] E=$abc$61454$n4656 Q=soc.cpu.count_instr[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[16] E=$abc$61454$n4656 Q=soc.cpu.count_instr[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[17] E=$abc$61454$n4656 Q=soc.cpu.count_instr[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[18] E=$abc$61454$n4656 Q=soc.cpu.count_instr[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[19] E=$abc$61454$n4656 Q=soc.cpu.count_instr[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[20] E=$abc$61454$n4656 Q=soc.cpu.count_instr[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[21] E=$abc$61454$n4656 Q=soc.cpu.count_instr[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[22] E=$abc$61454$n4656 Q=soc.cpu.count_instr[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[23] E=$abc$61454$n4656 Q=soc.cpu.count_instr[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[24] E=$abc$61454$n4656 Q=soc.cpu.count_instr[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[25] E=$abc$61454$n4656 Q=soc.cpu.count_instr[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[26] E=$abc$61454$n4656 Q=soc.cpu.count_instr[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[27] E=$abc$61454$n4656 Q=soc.cpu.count_instr[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[28] E=$abc$61454$n4656 Q=soc.cpu.count_instr[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[29] E=$abc$61454$n4656 Q=soc.cpu.count_instr[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[30] E=$abc$61454$n4656 Q=soc.cpu.count_instr[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[31] E=$abc$61454$n4656 Q=soc.cpu.count_instr[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[32] E=$abc$61454$n4656 Q=soc.cpu.count_instr[32] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[33] E=$abc$61454$n4656 Q=soc.cpu.count_instr[33] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[34] E=$abc$61454$n4656 Q=soc.cpu.count_instr[34] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[35] E=$abc$61454$n4656 Q=soc.cpu.count_instr[35] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[36] E=$abc$61454$n4656 Q=soc.cpu.count_instr[36] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[37] E=$abc$61454$n4656 Q=soc.cpu.count_instr[37] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[38] E=$abc$61454$n4656 Q=soc.cpu.count_instr[38] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[39] E=$abc$61454$n4656 Q=soc.cpu.count_instr[39] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[40] E=$abc$61454$n4656 Q=soc.cpu.count_instr[40] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[41] E=$abc$61454$n4656 Q=soc.cpu.count_instr[41] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[42] E=$abc$61454$n4656 Q=soc.cpu.count_instr[42] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[43] E=$abc$61454$n4656 Q=soc.cpu.count_instr[43] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[44] E=$abc$61454$n4656 Q=soc.cpu.count_instr[44] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[45] E=$abc$61454$n4656 Q=soc.cpu.count_instr[45] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[46] E=$abc$61454$n4656 Q=soc.cpu.count_instr[46] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[47] E=$abc$61454$n4656 Q=soc.cpu.count_instr[47] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[48] E=$abc$61454$n4656 Q=soc.cpu.count_instr[48] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[49] E=$abc$61454$n4656 Q=soc.cpu.count_instr[49] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[50] E=$abc$61454$n4656 Q=soc.cpu.count_instr[50] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[51] E=$abc$61454$n4656 Q=soc.cpu.count_instr[51] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[52] E=$abc$61454$n4656 Q=soc.cpu.count_instr[52] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[53] E=$abc$61454$n4656 Q=soc.cpu.count_instr[53] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[54] E=$abc$61454$n4656 Q=soc.cpu.count_instr[54] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[55] E=$abc$61454$n4656 Q=soc.cpu.count_instr[55] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[56] E=$abc$61454$n4656 Q=soc.cpu.count_instr[56] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[57] E=$abc$61454$n4656 Q=soc.cpu.count_instr[57] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[58] E=$abc$61454$n4656 Q=soc.cpu.count_instr[58] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[59] E=$abc$61454$n4656 Q=soc.cpu.count_instr[59] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[60] E=$abc$61454$n4656 Q=soc.cpu.count_instr[60] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[61] E=$abc$61454$n4656 Q=soc.cpu.count_instr[61] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[62] E=$abc$61454$n4656 Q=soc.cpu.count_instr[62] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1542$2440_Y[63] E=$abc$61454$n4656 Q=soc.cpu.count_instr[63] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[0] Q=soc.cpu.count_cycle[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10179 E=$abc$61454$n4662 Q=soc.cpu.count_cycle[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[2] Q=soc.cpu.count_cycle[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[3] Q=soc.cpu.count_cycle[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[4] Q=soc.cpu.count_cycle[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[5] Q=soc.cpu.count_cycle[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[6] Q=soc.cpu.count_cycle[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[7] Q=soc.cpu.count_cycle[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[8] Q=soc.cpu.count_cycle[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[9] Q=soc.cpu.count_cycle[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[10] Q=soc.cpu.count_cycle[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[11] Q=soc.cpu.count_cycle[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[12] Q=soc.cpu.count_cycle[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[13] Q=soc.cpu.count_cycle[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[14] Q=soc.cpu.count_cycle[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[15] Q=soc.cpu.count_cycle[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[16] Q=soc.cpu.count_cycle[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[17] Q=soc.cpu.count_cycle[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[18] Q=soc.cpu.count_cycle[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[19] Q=soc.cpu.count_cycle[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[20] Q=soc.cpu.count_cycle[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[21] Q=soc.cpu.count_cycle[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[22] Q=soc.cpu.count_cycle[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[23] Q=soc.cpu.count_cycle[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[24] Q=soc.cpu.count_cycle[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[25] Q=soc.cpu.count_cycle[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[26] Q=soc.cpu.count_cycle[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[27] Q=soc.cpu.count_cycle[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[28] Q=soc.cpu.count_cycle[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[29] Q=soc.cpu.count_cycle[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[30] Q=soc.cpu.count_cycle[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[31] Q=soc.cpu.count_cycle[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[32] Q=soc.cpu.count_cycle[32] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[33] Q=soc.cpu.count_cycle[33] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[34] Q=soc.cpu.count_cycle[34] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[35] Q=soc.cpu.count_cycle[35] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[36] Q=soc.cpu.count_cycle[36] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[37] Q=soc.cpu.count_cycle[37] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[38] Q=soc.cpu.count_cycle[38] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[39] Q=soc.cpu.count_cycle[39] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[40] Q=soc.cpu.count_cycle[40] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[41] Q=soc.cpu.count_cycle[41] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[42] Q=soc.cpu.count_cycle[42] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[43] Q=soc.cpu.count_cycle[43] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[44] Q=soc.cpu.count_cycle[44] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[45] Q=soc.cpu.count_cycle[45] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[46] Q=soc.cpu.count_cycle[46] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[47] Q=soc.cpu.count_cycle[47] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[48] Q=soc.cpu.count_cycle[48] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[49] Q=soc.cpu.count_cycle[49] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[50] Q=soc.cpu.count_cycle[50] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[51] Q=soc.cpu.count_cycle[51] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[52] Q=soc.cpu.count_cycle[52] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[53] Q=soc.cpu.count_cycle[53] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[54] Q=soc.cpu.count_cycle[54] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[55] Q=soc.cpu.count_cycle[55] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[56] Q=soc.cpu.count_cycle[56] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[57] Q=soc.cpu.count_cycle[57] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[58] Q=soc.cpu.count_cycle[58] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[59] Q=soc.cpu.count_cycle[59] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[60] Q=soc.cpu.count_cycle[60] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[61] Q=soc.cpu.count_cycle[61] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[62] Q=soc.cpu.count_cycle[62] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$techmap\soc.cpu.$add$picorv32.v:1405$2382_Y[63] Q=soc.cpu.count_cycle[63] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n6497 E=$abc$61454$n4666 Q=soc.cpu.pcpi_valid R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:1374|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1295 Q=soc.spimemio.state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1278 Q=soc.spimemio.state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1270 Q=soc.spimemio.state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1262 Q=soc.spimemio.state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1254 Q=soc.spimemio.state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1834 Q=soc.spimemio.state[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1829 Q=soc.spimemio.state[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1817 Q=soc.spimemio.state[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1807 Q=soc.spimemio.state[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1793 Q=soc.spimemio.state[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1786 Q=soc.spimemio.state[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1781 Q=soc.spimemio.state[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1778 Q=soc.spimemio.state[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7878 Q=soc.simpleuart.recv_buf_valid R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[0] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$61454$n4667 Q=soc.simpleuart.cfg_divider[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$61454$n4668 Q=soc.simpleuart.cfg_divider[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$61454$n4669 Q=soc.simpleuart.cfg_divider[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61454$n4670 Q=soc.simpleuart.cfg_divider[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[0] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$61454$n4674 Q=soc.simpleuart.recv_buf_data[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[1] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[2] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[3] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[4] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[5] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[6] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.simpleuart.recv_pattern[7] E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=pin_2 E=$abc$61454$n4680 Q=soc.simpleuart.recv_pattern[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9855 Q=soc.simpleuart.recv_divcnt[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9856 Q=soc.simpleuart.recv_divcnt[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9857 Q=soc.simpleuart.recv_divcnt[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9858 Q=soc.simpleuart.recv_divcnt[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9859 Q=soc.simpleuart.recv_divcnt[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9860 Q=soc.simpleuart.recv_divcnt[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9861 Q=soc.simpleuart.recv_divcnt[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9862 Q=soc.simpleuart.recv_divcnt[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9863 Q=soc.simpleuart.recv_divcnt[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9864 Q=soc.simpleuart.recv_divcnt[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9865 Q=soc.simpleuart.recv_divcnt[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9866 Q=soc.simpleuart.recv_divcnt[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9867 Q=soc.simpleuart.recv_divcnt[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9868 Q=soc.simpleuart.recv_divcnt[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9869 Q=soc.simpleuart.recv_divcnt[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9870 Q=soc.simpleuart.recv_divcnt[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9871 Q=soc.simpleuart.recv_divcnt[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9872 Q=soc.simpleuart.recv_divcnt[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9873 Q=soc.simpleuart.recv_divcnt[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9874 Q=soc.simpleuart.recv_divcnt[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9875 Q=soc.simpleuart.recv_divcnt[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9876 Q=soc.simpleuart.recv_divcnt[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9877 Q=soc.simpleuart.recv_divcnt[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9878 Q=soc.simpleuart.recv_divcnt[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9879 Q=soc.simpleuart.recv_divcnt[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9880 Q=soc.simpleuart.recv_divcnt[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9881 Q=soc.simpleuart.recv_divcnt[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9882 Q=soc.simpleuart.recv_divcnt[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9883 Q=soc.simpleuart.recv_divcnt[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9884 Q=soc.simpleuart.recv_divcnt[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9885 Q=soc.simpleuart.recv_divcnt[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9886 Q=soc.simpleuart.recv_divcnt[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9848 E=$abc$61454$n4679 Q=soc.simpleuart.recv_state[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9850 E=$abc$61454$n4685 Q=soc.simpleuart.recv_state[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9852 E=$abc$61454$n4679 Q=soc.simpleuart.recv_state[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9854 E=$abc$61454$n4679 Q=soc.simpleuart.recv_state[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7927 E=$abc$61454$n4688 Q=soc.simpleuart.send_dummy S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7929 Q=soc.simpleuart.send_divcnt[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7931 E=$abc$61454$n4691 Q=soc.simpleuart.send_divcnt[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7933 Q=soc.simpleuart.send_divcnt[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7935 Q=soc.simpleuart.send_divcnt[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7937 Q=soc.simpleuart.send_divcnt[4] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7939 Q=soc.simpleuart.send_divcnt[5] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7941 Q=soc.simpleuart.send_divcnt[6] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7943 Q=soc.simpleuart.send_divcnt[7] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7945 Q=soc.simpleuart.send_divcnt[8] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7947 Q=soc.simpleuart.send_divcnt[9] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7949 Q=soc.simpleuart.send_divcnt[10] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7951 Q=soc.simpleuart.send_divcnt[11] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7953 Q=soc.simpleuart.send_divcnt[12] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7955 Q=soc.simpleuart.send_divcnt[13] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7957 Q=soc.simpleuart.send_divcnt[14] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7959 Q=soc.simpleuart.send_divcnt[15] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7961 Q=soc.simpleuart.send_divcnt[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7963 Q=soc.simpleuart.send_divcnt[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7965 Q=soc.simpleuart.send_divcnt[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7967 Q=soc.simpleuart.send_divcnt[19] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7969 Q=soc.simpleuart.send_divcnt[20] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7971 Q=soc.simpleuart.send_divcnt[21] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7973 Q=soc.simpleuart.send_divcnt[22] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7975 Q=soc.simpleuart.send_divcnt[23] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7977 Q=soc.simpleuart.send_divcnt[24] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7979 Q=soc.simpleuart.send_divcnt[25] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7981 Q=soc.simpleuart.send_divcnt[26] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7983 Q=soc.simpleuart.send_divcnt[27] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7985 Q=soc.simpleuart.send_divcnt[28] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7987 Q=soc.simpleuart.send_divcnt[29] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7989 Q=soc.simpleuart.send_divcnt[30] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n7991 Q=soc.simpleuart.send_divcnt[31] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7916 E=$abc$61454$n4689 Q=soc.simpleuart.send_bitcnt[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7918 E=$abc$61454$n4698 Q=soc.simpleuart.send_bitcnt[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7920 E=$abc$61454$n4689 Q=soc.simpleuart.send_bitcnt[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n7922 E=$abc$61454$n4689 Q=soc.simpleuart.send_bitcnt[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7881 E=$abc$61454$n4689 Q=pin_1 S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7883 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[1] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7885 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[2] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7887 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[3] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7889 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[4] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7891 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[5] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7893 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[6] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7895 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[7] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n7897 E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[8] S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$true E=$abc$61454$n4689 Q=soc.simpleuart.send_pattern[9]
.attr src "hardware.v:123|picosoc.v:170|simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[16] Q=$abc$61454$n9142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[17] Q=$abc$61454$n5839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[18] Q=$abc$61454$n5836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[19] Q=$abc$61454$n5833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[20] Q=$abc$61454$n5830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[21] Q=$abc$61454$n5827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[22] Q=$abc$61454$n5823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[23] Q=$abc$61454$n5860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[24] Q=$abc$61454$n9898
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[25] Q=$abc$61454$n9147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[26] Q=$abc$61454$n7146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[27] Q=$abc$61454$n8712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[28] Q=$abc$61454$n7757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[29] Q=$abc$61454$n9137
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[30] Q=$abc$61454$n8078
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[31] Q=$abc$61454$n8075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61454$n4703 Q=soc.spimemio.config_clk R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61454$n4703 Q=soc.spimemio.config_do[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61454$n4703 Q=soc.spimemio.config_do[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61454$n4703 Q=soc.spimemio.config_do[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61454$n4703 Q=soc.spimemio.config_do[3] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61454$n4703 Q=soc.spimemio.config_csb R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61454$n4705 Q=soc.spimemio.config_oe[0] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61454$n4705 Q=soc.spimemio.config_oe[1] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61454$n4705 Q=soc.spimemio.config_oe[2] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61454$n4705 Q=$abc$61454$n8215 R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61454$n4707 Q=soc.spimemio.cfgreg_do[16] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61454$n4707 Q=soc.spimemio.cfgreg_do[17] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61454$n4707 Q=soc.spimemio.cfgreg_do[18] R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61454$n4707 Q=$abc$61454$n8116 S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61454$n4707 Q=soc.spimemio.config_cont R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61454$n4707 Q=soc.spimemio.config_qspi R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61454$n4707 Q=soc.spimemio.config_ddr R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61454$n4709 Q=soc.spimemio.config_en S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n5767 Q=soc.spimemio.softreset S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:99|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61454$n9157 Q=soc.spimemio.xfer_io3_90 R=$abc$61454$n4765
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61454$n9156 Q=soc.spimemio.xfer_io2_90 R=$abc$61454$n4765
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61454$n9154 Q=soc.spimemio.xfer_io1_90 R=$abc$61454$n4765
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFNSR C=clk_16mhz D=$abc$61454$n9152 Q=soc.spimemio.xfer_io0_90 R=$abc$61454$n4765
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n8144 E=$abc$61454$n4715 Q=soc.spimemio.rd_inc R=soc.spimemio.jump
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.rd_inc E=$abc$61454$n4719 Q=soc.spimemio.rd_wait R=soc.spimemio.valid
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n8139 E=$abc$61454$n4720 Q=soc.spimemio.rd_valid R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8150 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.mem_addr[1] E=$abc$61454$n4726 Q=soc.spimemio.rd_addr[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8152 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8154 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8156 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8158 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8160 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8162 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8164 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[8]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8166 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[9]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8168 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[10]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8170 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[11]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8172 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[12]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8174 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[13]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8176 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[14]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8178 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[15]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8180 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[16]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8182 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[17]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8184 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[18]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8186 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[19]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8188 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[20]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8190 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[21]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8192 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[22]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8194 E=$abc$61454$n4745 Q=soc.spimemio.rd_addr[23]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61454$n4729 Q=soc.spimemio.buffer[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61454$n4729 Q=soc.spimemio.buffer[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61454$n4729 Q=soc.spimemio.buffer[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61454$n4729 Q=soc.spimemio.buffer[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61454$n4729 Q=soc.spimemio.buffer[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61454$n4729 Q=soc.spimemio.buffer[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61454$n4729 Q=soc.spimemio.buffer[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61454$n4729 Q=soc.spimemio.buffer[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61454$n4732 Q=soc.spimemio.buffer[8]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61454$n4732 Q=soc.spimemio.buffer[9]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61454$n4732 Q=soc.spimemio.buffer[10]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61454$n4732 Q=soc.spimemio.buffer[11]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61454$n4732 Q=soc.spimemio.buffer[12]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61454$n4732 Q=soc.spimemio.buffer[13]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61454$n4732 Q=soc.spimemio.buffer[14]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61454$n4732 Q=soc.spimemio.buffer[15]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61454$n4735 Q=soc.spimemio.buffer[16]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61454$n4735 Q=soc.spimemio.buffer[17]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61454$n4735 Q=soc.spimemio.buffer[18]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61454$n4735 Q=soc.spimemio.buffer[19]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61454$n4735 Q=soc.spimemio.buffer[20]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61454$n4735 Q=soc.spimemio.buffer[21]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61454$n4735 Q=soc.spimemio.buffer[22]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61454$n4735 Q=soc.spimemio.buffer[23]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n8139 E=$abc$61454$n4741 Q=soc.spimemio.din_rd R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n8137 Q=soc.spimemio.din_ddr R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n8133 Q=soc.spimemio.din_qspi R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n4397 E=$abc$61454$n4742 Q=soc.spimemio.din_tag[0] R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n4392 E=$abc$61454$n4742 Q=soc.spimemio.din_tag[1] R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n4387 E=$abc$61454$n4742 Q=soc.spimemio.din_tag[2] R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n4384 E=$abc$61454$n4742 Q=soc.spimemio.din_tag[3] R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4375 E=$abc$61454$n4744 Q=soc.spimemio.din_data[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4365 E=$abc$61454$n4744 Q=soc.spimemio.din_data[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4355 E=$abc$61454$n4744 Q=soc.spimemio.din_data[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4345 E=$abc$61454$n4744 Q=soc.spimemio.din_data[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4335 E=$abc$61454$n4744 Q=soc.spimemio.din_data[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4326 E=$abc$61454$n4744 Q=soc.spimemio.din_data[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4317 E=$abc$61454$n4744 Q=soc.spimemio.din_data[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n4307 E=$abc$61454$n4744 Q=soc.spimemio.din_data[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n9895 Q=soc.spimemio.din_valid R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n8146 Q=soc.spimemio.xfer_resetn R=$abc$61454$n1271
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[0] E=$abc$61454$n4745 Q=soc.spimemio.rdata[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[1] E=$abc$61454$n4745 Q=soc.spimemio.rdata[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[2] E=$abc$61454$n4745 Q=soc.spimemio.rdata[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[3] E=$abc$61454$n4745 Q=soc.spimemio.rdata[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[4] E=$abc$61454$n4745 Q=soc.spimemio.rdata[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[5] E=$abc$61454$n4745 Q=soc.spimemio.rdata[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[6] E=$abc$61454$n4745 Q=soc.spimemio.rdata[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[7] E=$abc$61454$n4745 Q=soc.spimemio.rdata[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[8] E=$abc$61454$n4745 Q=soc.spimemio.rdata[8]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[9] E=$abc$61454$n4745 Q=soc.spimemio.rdata[9]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[10] E=$abc$61454$n4745 Q=soc.spimemio.rdata[10]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[11] E=$abc$61454$n4745 Q=soc.spimemio.rdata[11]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[12] E=$abc$61454$n4745 Q=soc.spimemio.rdata[12]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[13] E=$abc$61454$n4745 Q=soc.spimemio.rdata[13]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[14] E=$abc$61454$n4745 Q=soc.spimemio.rdata[14]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[15] E=$abc$61454$n4745 Q=soc.spimemio.rdata[15]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[16] E=$abc$61454$n4745 Q=soc.spimemio.rdata[16]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[17] E=$abc$61454$n4745 Q=soc.spimemio.rdata[17]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[18] E=$abc$61454$n4745 Q=soc.spimemio.rdata[18]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[19] E=$abc$61454$n4745 Q=soc.spimemio.rdata[19]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[20] E=$abc$61454$n4745 Q=soc.spimemio.rdata[20]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[21] E=$abc$61454$n4745 Q=soc.spimemio.rdata[21]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[22] E=$abc$61454$n4745 Q=soc.spimemio.rdata[22]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.buffer[23] E=$abc$61454$n4745 Q=soc.spimemio.rdata[23]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[0] E=$abc$61454$n4745 Q=soc.spimemio.rdata[24]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[1] E=$abc$61454$n4745 Q=soc.spimemio.rdata[25]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[2] E=$abc$61454$n4745 Q=soc.spimemio.rdata[26]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[3] E=$abc$61454$n4745 Q=soc.spimemio.rdata[27]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[4] E=$abc$61454$n4745 Q=soc.spimemio.rdata[28]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[5] E=$abc$61454$n4745 Q=soc.spimemio.rdata[29]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[6] E=$abc$61454$n4745 Q=soc.spimemio.rdata[30]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.ibuffer[7] E=$abc$61454$n4745 Q=soc.spimemio.rdata[31]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:207|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5544 Q=soc.cpu.pcpi_div.instr_rem R=$abc$61454$n7
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5545 Q=soc.cpu.pcpi_div.instr_remu R=$abc$61454$n7
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5543 Q=soc.cpu.pcpi_div.instr_divu R=$abc$61454$n7
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5542 Q=soc.cpu.pcpi_div.instr_div R=$abc$61454$n7
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n5781 Q=soc.cpu.pcpi_div.pcpi_wait_q
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n5782 Q=soc.cpu.pcpi_div.pcpi_wait
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2366|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n5774 E=$abc$61454$n4747 Q=soc.cpu.pcpi_div.outsign
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$61454$n4750 Q=soc.cpu.pcpi_div.running R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[1] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[0] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[2] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[1] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[3] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[2] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[4] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[3] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[5] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[4] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[6] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[5] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[7] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[6] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[8] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[7] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[9] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[8] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[10] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[9] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[11] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[10] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[12] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[11] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[13] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[12] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[14] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[13] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[15] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[14] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[16] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[15] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[17] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[16] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[18] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[17] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[19] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[18] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[20] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[19] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[21] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[20] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[22] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[21] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[23] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[22] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[24] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[23] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[25] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[24] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[26] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[25] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[27] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[26] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[28] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[27] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[29] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[28] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[30] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[29] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.quotient_msk[31] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[30] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.cpu.pcpi_div.start E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.quotient_msk[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10749 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[0] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10750 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[1] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10751 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[2] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10752 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[3] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10753 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[4] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10754 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[5] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10755 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[6] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10756 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[7] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10757 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[8] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10758 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[9] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10759 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[10] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10760 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[11] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10761 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[12] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10762 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[13] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10763 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[14] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10764 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[15] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10765 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[16] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10766 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[17] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10767 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[18] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10768 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[19] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10769 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[20] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10770 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[21] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10771 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[22] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10772 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[23] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10773 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[24] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10774 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[25] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10775 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[26] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10776 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[27] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10777 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[28] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10778 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[29] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10779 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[30] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n10780 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.quotient[31] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[1] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[0] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[2] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[1] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[3] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[2] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[4] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[3] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[5] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[4] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[6] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[5] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[7] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[6] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[8] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[7] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[9] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[8] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[10] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[9] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[11] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[10] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[12] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[11] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[13] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[12] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[14] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[13] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[15] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[14] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[16] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[15] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[17] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[16] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[18] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[17] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[19] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[18] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[20] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[19] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[21] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[20] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[22] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[21] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[23] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[22] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[24] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[23] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[25] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[24] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[26] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[25] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[27] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[26] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[28] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[27] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[29] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[28] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[30] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[29] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_div.divisor[31] E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[30] R=soc.cpu.pcpi_div.start
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8329 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8332 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8335 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8338 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8341 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8344 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8347 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8350 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8353 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8356 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8359 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8362 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8365 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8368 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8371 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8374 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8377 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8380 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8383 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8386 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8389 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8392 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8395 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8398 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8401 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8404 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8407 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8410 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8413 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8416 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8419 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n8678 E=$abc$61454$n4753 Q=soc.cpu.pcpi_div.divisor[62] R=$abc$61454$n9
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8233 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8236 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8239 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8242 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8245 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8248 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8251 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8254 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8257 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8260 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8263 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8266 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8269 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8272 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8275 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8278 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8281 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8284 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8287 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8290 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8293 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8296 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8299 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8302 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8305 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8308 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8311 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8314 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8317 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8320 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8323 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8326 E=$abc$61454$n4758 Q=soc.cpu.pcpi_div.dividend[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8423 Q=soc.cpu.pcpi_div.pcpi_rd[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8426 Q=soc.cpu.pcpi_div.pcpi_rd[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8429 Q=soc.cpu.pcpi_div.pcpi_rd[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8432 Q=soc.cpu.pcpi_div.pcpi_rd[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8435 Q=soc.cpu.pcpi_div.pcpi_rd[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8438 Q=soc.cpu.pcpi_div.pcpi_rd[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8441 Q=soc.cpu.pcpi_div.pcpi_rd[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8444 Q=soc.cpu.pcpi_div.pcpi_rd[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8447 Q=soc.cpu.pcpi_div.pcpi_rd[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8450 Q=soc.cpu.pcpi_div.pcpi_rd[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8453 Q=soc.cpu.pcpi_div.pcpi_rd[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8456 Q=soc.cpu.pcpi_div.pcpi_rd[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8459 Q=soc.cpu.pcpi_div.pcpi_rd[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8462 Q=soc.cpu.pcpi_div.pcpi_rd[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8465 Q=soc.cpu.pcpi_div.pcpi_rd[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8468 Q=soc.cpu.pcpi_div.pcpi_rd[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8471 Q=soc.cpu.pcpi_div.pcpi_rd[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8474 Q=soc.cpu.pcpi_div.pcpi_rd[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8477 Q=soc.cpu.pcpi_div.pcpi_rd[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8480 Q=soc.cpu.pcpi_div.pcpi_rd[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8483 Q=soc.cpu.pcpi_div.pcpi_rd[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8486 Q=soc.cpu.pcpi_div.pcpi_rd[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8489 Q=soc.cpu.pcpi_div.pcpi_rd[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8492 Q=soc.cpu.pcpi_div.pcpi_rd[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8495 Q=soc.cpu.pcpi_div.pcpi_rd[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8498 Q=soc.cpu.pcpi_div.pcpi_rd[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8501 Q=soc.cpu.pcpi_div.pcpi_rd[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8504 Q=soc.cpu.pcpi_div.pcpi_rd[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8507 Q=soc.cpu.pcpi_div.pcpi_rd[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8510 Q=soc.cpu.pcpi_div.pcpi_rd[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8513 Q=soc.cpu.pcpi_div.pcpi_rd[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n8516 Q=soc.cpu.pcpi_div.pcpi_rd[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n8420 Q=soc.cpu.pcpi_div.pcpi_wr R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:289|picorv32.v:2392|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$61454$n5824 R=$abc$61454$n1291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5563 Q=soc.cpu.pcpi_mul.instr_mulhu R=$abc$61454$n11
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.pcpi_wait Q=soc.cpu.pcpi_mul.pcpi_wait_q
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5562 Q=soc.cpu.pcpi_mul.instr_mulhsu R=$abc$61454$n11
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5561 Q=soc.cpu.pcpi_mul.instr_mulh R=$abc$61454$n11
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n5560 Q=soc.cpu.pcpi_mul.instr_mul R=$abc$61454$n11
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.pcpi_mul.instr_any_mul Q=soc.cpu.pcpi_mul.pcpi_wait
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2149|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=$abc$61454$n8971 Q=soc.cpu.pcpi_mul.mul_finish R=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n8970 Q=soc.cpu.pcpi_mul.mul_waiting S=$abc$61454$n17
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:347:run$7306[0] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n10196 E=$abc$61454$n4763 Q=soc.cpu.pcpi_mul.mul_counter[1] S=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7306[2] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[2] S=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7306[3] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[3] S=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$auto$wreduce.cc:347:run$7306[4] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[4] S=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8968 E=resetn Q=soc.cpu.pcpi_mul.mul_counter[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$auto$wreduce.cc:347:run$7306[6] E=resetn Q=soc.cpu.pcpi_mul.mul_counter[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[3] E=resetn Q=soc.cpu.pcpi_mul.rdx[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[7] E=resetn Q=soc.cpu.pcpi_mul.rdx[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[11] E=resetn Q=soc.cpu.pcpi_mul.rdx[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[15] E=resetn Q=soc.cpu.pcpi_mul.rdx[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[19] E=resetn Q=soc.cpu.pcpi_mul.rdx[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[23] E=resetn Q=soc.cpu.pcpi_mul.rdx[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[27] E=resetn Q=soc.cpu.pcpi_mul.rdx[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[31] E=resetn Q=soc.cpu.pcpi_mul.rdx[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[35] E=resetn Q=soc.cpu.pcpi_mul.rdx[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[39] E=resetn Q=soc.cpu.pcpi_mul.rdx[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[43] E=resetn Q=soc.cpu.pcpi_mul.rdx[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[47] E=resetn Q=soc.cpu.pcpi_mul.rdx[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[51] E=resetn Q=soc.cpu.pcpi_mul.rdx[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[55] E=resetn Q=soc.cpu.pcpi_mul.rdx[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rdt[59] E=resetn Q=soc.cpu.pcpi_mul.rdx[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$false E=resetn Q=soc.cpu.pcpi_mul.rdx[63]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[0] E=resetn Q=soc.cpu.pcpi_mul.rd[0] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[1] E=resetn Q=soc.cpu.pcpi_mul.rd[1] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[2] E=resetn Q=soc.cpu.pcpi_mul.rd[2] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[3] E=resetn Q=soc.cpu.pcpi_mul.rd[3] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[4] E=resetn Q=soc.cpu.pcpi_mul.rd[4] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[5] E=resetn Q=soc.cpu.pcpi_mul.rd[5] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[6] E=resetn Q=soc.cpu.pcpi_mul.rd[6] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[7] E=resetn Q=soc.cpu.pcpi_mul.rd[7] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[8] E=resetn Q=soc.cpu.pcpi_mul.rd[8] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[9] E=resetn Q=soc.cpu.pcpi_mul.rd[9] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[10] E=resetn Q=soc.cpu.pcpi_mul.rd[10] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[11] E=resetn Q=soc.cpu.pcpi_mul.rd[11] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[12] E=resetn Q=soc.cpu.pcpi_mul.rd[12] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[13] E=resetn Q=soc.cpu.pcpi_mul.rd[13] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[14] E=resetn Q=soc.cpu.pcpi_mul.rd[14] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[15] E=resetn Q=soc.cpu.pcpi_mul.rd[15] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[16] E=resetn Q=soc.cpu.pcpi_mul.rd[16] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[17] E=resetn Q=soc.cpu.pcpi_mul.rd[17] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[18] E=resetn Q=soc.cpu.pcpi_mul.rd[18] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[19] E=resetn Q=soc.cpu.pcpi_mul.rd[19] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[20] E=resetn Q=soc.cpu.pcpi_mul.rd[20] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[21] E=resetn Q=soc.cpu.pcpi_mul.rd[21] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[22] E=resetn Q=soc.cpu.pcpi_mul.rd[22] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[23] E=resetn Q=soc.cpu.pcpi_mul.rd[23] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[24] E=resetn Q=soc.cpu.pcpi_mul.rd[24] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[25] E=resetn Q=soc.cpu.pcpi_mul.rd[25] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[26] E=resetn Q=soc.cpu.pcpi_mul.rd[26] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[27] E=resetn Q=soc.cpu.pcpi_mul.rd[27] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[28] E=resetn Q=soc.cpu.pcpi_mul.rd[28] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[29] E=resetn Q=soc.cpu.pcpi_mul.rd[29] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[30] E=resetn Q=soc.cpu.pcpi_mul.rd[30] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[31] E=resetn Q=soc.cpu.pcpi_mul.rd[31] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[32] E=resetn Q=soc.cpu.pcpi_mul.rd[32] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[33] E=resetn Q=soc.cpu.pcpi_mul.rd[33] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[34] E=resetn Q=soc.cpu.pcpi_mul.rd[34] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[35] E=resetn Q=soc.cpu.pcpi_mul.rd[35] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[36] E=resetn Q=soc.cpu.pcpi_mul.rd[36] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[37] E=resetn Q=soc.cpu.pcpi_mul.rd[37] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[38] E=resetn Q=soc.cpu.pcpi_mul.rd[38] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[39] E=resetn Q=soc.cpu.pcpi_mul.rd[39] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[40] E=resetn Q=soc.cpu.pcpi_mul.rd[40] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[41] E=resetn Q=soc.cpu.pcpi_mul.rd[41] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[42] E=resetn Q=soc.cpu.pcpi_mul.rd[42] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[43] E=resetn Q=soc.cpu.pcpi_mul.rd[43] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[44] E=resetn Q=soc.cpu.pcpi_mul.rd[44] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[45] E=resetn Q=soc.cpu.pcpi_mul.rd[45] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[46] E=resetn Q=soc.cpu.pcpi_mul.rd[46] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[47] E=resetn Q=soc.cpu.pcpi_mul.rd[47] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[48] E=resetn Q=soc.cpu.pcpi_mul.rd[48] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[49] E=resetn Q=soc.cpu.pcpi_mul.rd[49] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[50] E=resetn Q=soc.cpu.pcpi_mul.rd[50] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[51] E=resetn Q=soc.cpu.pcpi_mul.rd[51] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[52] E=resetn Q=soc.cpu.pcpi_mul.rd[52] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[53] E=resetn Q=soc.cpu.pcpi_mul.rd[53] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[54] E=resetn Q=soc.cpu.pcpi_mul.rd[54] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[55] E=resetn Q=soc.cpu.pcpi_mul.rd[55] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[56] E=resetn Q=soc.cpu.pcpi_mul.rd[56] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[57] E=resetn Q=soc.cpu.pcpi_mul.rd[57] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[58] E=resetn Q=soc.cpu.pcpi_mul.rd[58] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[59] E=resetn Q=soc.cpu.pcpi_mul.rd[59] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[60] E=resetn Q=soc.cpu.pcpi_mul.rd[60] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[61] E=resetn Q=soc.cpu.pcpi_mul.rd[61] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[62] E=resetn Q=soc.cpu.pcpi_mul.rd[62] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.pcpi_mul.next_rd[63] E=resetn Q=soc.cpu.pcpi_mul.rd[63] R=soc.cpu.pcpi_mul.mul_waiting
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.reg_op2[0] E=resetn Q=soc.cpu.pcpi_mul.rs2[0] R=$abc$61454$n13
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8841 E=resetn Q=soc.cpu.pcpi_mul.rs2[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8843 E=resetn Q=soc.cpu.pcpi_mul.rs2[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8845 E=resetn Q=soc.cpu.pcpi_mul.rs2[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8847 E=resetn Q=soc.cpu.pcpi_mul.rs2[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8849 E=resetn Q=soc.cpu.pcpi_mul.rs2[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8851 E=resetn Q=soc.cpu.pcpi_mul.rs2[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8853 E=resetn Q=soc.cpu.pcpi_mul.rs2[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8855 E=resetn Q=soc.cpu.pcpi_mul.rs2[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8857 E=resetn Q=soc.cpu.pcpi_mul.rs2[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8859 E=resetn Q=soc.cpu.pcpi_mul.rs2[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8861 E=resetn Q=soc.cpu.pcpi_mul.rs2[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8863 E=resetn Q=soc.cpu.pcpi_mul.rs2[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8865 E=resetn Q=soc.cpu.pcpi_mul.rs2[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8867 E=resetn Q=soc.cpu.pcpi_mul.rs2[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8869 E=resetn Q=soc.cpu.pcpi_mul.rs2[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8871 E=resetn Q=soc.cpu.pcpi_mul.rs2[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8873 E=resetn Q=soc.cpu.pcpi_mul.rs2[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8875 E=resetn Q=soc.cpu.pcpi_mul.rs2[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8877 E=resetn Q=soc.cpu.pcpi_mul.rs2[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8879 E=resetn Q=soc.cpu.pcpi_mul.rs2[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8881 E=resetn Q=soc.cpu.pcpi_mul.rs2[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8883 E=resetn Q=soc.cpu.pcpi_mul.rs2[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8885 E=resetn Q=soc.cpu.pcpi_mul.rs2[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8887 E=resetn Q=soc.cpu.pcpi_mul.rs2[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8889 E=resetn Q=soc.cpu.pcpi_mul.rs2[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8891 E=resetn Q=soc.cpu.pcpi_mul.rs2[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8893 E=resetn Q=soc.cpu.pcpi_mul.rs2[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8895 E=resetn Q=soc.cpu.pcpi_mul.rs2[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8897 E=resetn Q=soc.cpu.pcpi_mul.rs2[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8899 E=resetn Q=soc.cpu.pcpi_mul.rs2[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8901 E=resetn Q=soc.cpu.pcpi_mul.rs2[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8904 E=resetn Q=soc.cpu.pcpi_mul.rs2[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8906 E=resetn Q=soc.cpu.pcpi_mul.rs2[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8908 E=resetn Q=soc.cpu.pcpi_mul.rs2[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8910 E=resetn Q=soc.cpu.pcpi_mul.rs2[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8912 E=resetn Q=soc.cpu.pcpi_mul.rs2[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8914 E=resetn Q=soc.cpu.pcpi_mul.rs2[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8916 E=resetn Q=soc.cpu.pcpi_mul.rs2[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8918 E=resetn Q=soc.cpu.pcpi_mul.rs2[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8920 E=resetn Q=soc.cpu.pcpi_mul.rs2[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8922 E=resetn Q=soc.cpu.pcpi_mul.rs2[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8924 E=resetn Q=soc.cpu.pcpi_mul.rs2[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8926 E=resetn Q=soc.cpu.pcpi_mul.rs2[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8928 E=resetn Q=soc.cpu.pcpi_mul.rs2[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8930 E=resetn Q=soc.cpu.pcpi_mul.rs2[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8932 E=resetn Q=soc.cpu.pcpi_mul.rs2[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8934 E=resetn Q=soc.cpu.pcpi_mul.rs2[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8936 E=resetn Q=soc.cpu.pcpi_mul.rs2[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8938 E=resetn Q=soc.cpu.pcpi_mul.rs2[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8940 E=resetn Q=soc.cpu.pcpi_mul.rs2[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8942 E=resetn Q=soc.cpu.pcpi_mul.rs2[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8944 E=resetn Q=soc.cpu.pcpi_mul.rs2[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8946 E=resetn Q=soc.cpu.pcpi_mul.rs2[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8948 E=resetn Q=soc.cpu.pcpi_mul.rs2[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8950 E=resetn Q=soc.cpu.pcpi_mul.rs2[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8952 E=resetn Q=soc.cpu.pcpi_mul.rs2[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8954 E=resetn Q=soc.cpu.pcpi_mul.rs2[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8956 E=resetn Q=soc.cpu.pcpi_mul.rs2[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8958 E=resetn Q=soc.cpu.pcpi_mul.rs2[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8960 E=resetn Q=soc.cpu.pcpi_mul.rs2[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8962 E=resetn Q=soc.cpu.pcpi_mul.rs2[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8964 E=resetn Q=soc.cpu.pcpi_mul.rs2[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8966 E=resetn Q=soc.cpu.pcpi_mul.rs2[63]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8714 E=resetn Q=soc.cpu.pcpi_mul.rs1[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8716 E=resetn Q=soc.cpu.pcpi_mul.rs1[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8718 E=resetn Q=soc.cpu.pcpi_mul.rs1[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8720 E=resetn Q=soc.cpu.pcpi_mul.rs1[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8722 E=resetn Q=soc.cpu.pcpi_mul.rs1[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8724 E=resetn Q=soc.cpu.pcpi_mul.rs1[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8726 E=resetn Q=soc.cpu.pcpi_mul.rs1[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8728 E=resetn Q=soc.cpu.pcpi_mul.rs1[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8730 E=resetn Q=soc.cpu.pcpi_mul.rs1[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8732 E=resetn Q=soc.cpu.pcpi_mul.rs1[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8734 E=resetn Q=soc.cpu.pcpi_mul.rs1[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8736 E=resetn Q=soc.cpu.pcpi_mul.rs1[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8738 E=resetn Q=soc.cpu.pcpi_mul.rs1[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8740 E=resetn Q=soc.cpu.pcpi_mul.rs1[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8742 E=resetn Q=soc.cpu.pcpi_mul.rs1[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8744 E=resetn Q=soc.cpu.pcpi_mul.rs1[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8746 E=resetn Q=soc.cpu.pcpi_mul.rs1[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8748 E=resetn Q=soc.cpu.pcpi_mul.rs1[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8750 E=resetn Q=soc.cpu.pcpi_mul.rs1[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8752 E=resetn Q=soc.cpu.pcpi_mul.rs1[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8754 E=resetn Q=soc.cpu.pcpi_mul.rs1[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8756 E=resetn Q=soc.cpu.pcpi_mul.rs1[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8758 E=resetn Q=soc.cpu.pcpi_mul.rs1[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8760 E=resetn Q=soc.cpu.pcpi_mul.rs1[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8762 E=resetn Q=soc.cpu.pcpi_mul.rs1[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8764 E=resetn Q=soc.cpu.pcpi_mul.rs1[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8766 E=resetn Q=soc.cpu.pcpi_mul.rs1[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8768 E=resetn Q=soc.cpu.pcpi_mul.rs1[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8770 E=resetn Q=soc.cpu.pcpi_mul.rs1[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8772 E=resetn Q=soc.cpu.pcpi_mul.rs1[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8774 E=resetn Q=soc.cpu.pcpi_mul.rs1[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8776 E=resetn Q=soc.cpu.pcpi_mul.rs1[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8779 E=resetn Q=soc.cpu.pcpi_mul.rs1[32]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8781 E=resetn Q=soc.cpu.pcpi_mul.rs1[33]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8783 E=resetn Q=soc.cpu.pcpi_mul.rs1[34]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8785 E=resetn Q=soc.cpu.pcpi_mul.rs1[35]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8787 E=resetn Q=soc.cpu.pcpi_mul.rs1[36]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8789 E=resetn Q=soc.cpu.pcpi_mul.rs1[37]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8791 E=resetn Q=soc.cpu.pcpi_mul.rs1[38]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8793 E=resetn Q=soc.cpu.pcpi_mul.rs1[39]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8795 E=resetn Q=soc.cpu.pcpi_mul.rs1[40]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8797 E=resetn Q=soc.cpu.pcpi_mul.rs1[41]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8799 E=resetn Q=soc.cpu.pcpi_mul.rs1[42]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8801 E=resetn Q=soc.cpu.pcpi_mul.rs1[43]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8803 E=resetn Q=soc.cpu.pcpi_mul.rs1[44]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8805 E=resetn Q=soc.cpu.pcpi_mul.rs1[45]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8807 E=resetn Q=soc.cpu.pcpi_mul.rs1[46]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8809 E=resetn Q=soc.cpu.pcpi_mul.rs1[47]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8811 E=resetn Q=soc.cpu.pcpi_mul.rs1[48]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8813 E=resetn Q=soc.cpu.pcpi_mul.rs1[49]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8815 E=resetn Q=soc.cpu.pcpi_mul.rs1[50]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8817 E=resetn Q=soc.cpu.pcpi_mul.rs1[51]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8819 E=resetn Q=soc.cpu.pcpi_mul.rs1[52]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8821 E=resetn Q=soc.cpu.pcpi_mul.rs1[53]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8823 E=resetn Q=soc.cpu.pcpi_mul.rs1[54]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8825 E=resetn Q=soc.cpu.pcpi_mul.rs1[55]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8827 E=resetn Q=soc.cpu.pcpi_mul.rs1[56]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8829 E=resetn Q=soc.cpu.pcpi_mul.rs1[57]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8831 E=resetn Q=soc.cpu.pcpi_mul.rs1[58]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8833 E=resetn Q=soc.cpu.pcpi_mul.rs1[59]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8835 E=resetn Q=soc.cpu.pcpi_mul.rs1[60]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8837 E=resetn Q=soc.cpu.pcpi_mul.rs1[61]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8839 E=resetn Q=soc.cpu.pcpi_mul.rs1[62]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n8778 E=resetn Q=soc.cpu.pcpi_mul.rs1[63] R=$abc$61454$n13
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8976 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[0]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8979 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[1]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8982 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[2]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8985 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[3]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8988 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[4]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8991 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[5]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8994 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[6]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n8997 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[7]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9000 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[8]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9003 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[9]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9006 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[10]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9009 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[11]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9012 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[12]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9015 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[13]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9018 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[14]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9021 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[15]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9024 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[16]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9027 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[17]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9030 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[18]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9033 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[19]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9036 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[20]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9039 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[21]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9042 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[22]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9045 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[23]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9048 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[24]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9051 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[25]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9054 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[26]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9057 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[27]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9060 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[28]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9063 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[29]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9066 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[30]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9069 E=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_rd[31]
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n5786 Q=soc.cpu.pcpi_mul.pcpi_wr
.attr src "hardware.v:123|picosoc.v:116|picorv32.v:269|picorv32.v:2235|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[0] Q=$abc$61454$n7763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[1] Q=$abc$61454$n7761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[2] Q=$abc$61454$n5816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[3] Q=$abc$61454$n5820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[4] Q=$abc$61454$n9139
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[5] Q=$abc$61454$n5842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[6] Q=$abc$61454$n5845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[7] Q=$abc$61454$n8973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[8] Q=$abc$61454$n5863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[9] Q=$abc$61454$n5857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[10] Q=$abc$61454$n5854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[11] Q=$abc$61454$n5851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[12] Q=$abc$61454$n5848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[13] Q=$abc$61454$n7765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[14] Q=$abc$61454$n8082
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.cpu.cpuregs.wdata[15] Q=$abc$61454$n5874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_ddr Q=soc.spimemio.xfer.xfer_ddr_q
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[0] Q=soc.spimemio.xfer.xfer_tag_q[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[1] Q=soc.spimemio.xfer.xfer_tag_q[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[2] Q=soc.spimemio.xfer.xfer_tag_q[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=soc.spimemio.xfer.xfer_tag[3] Q=soc.spimemio.xfer.xfer_tag_q[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:436|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=$abc$61454$n9289 Q=soc.spimemio.xfer.last_fetch S=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk_16mhz D=soc.spimemio.xfer.next_fetch Q=soc.spimemio.xfer.fetch S=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[0] E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_tag[0] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[1] E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_tag[1] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[2] E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_tag[2] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_tag[3] E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_tag[3] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_rd E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_rd R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.din_qspi E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_qspi R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9278 E=$abc$61454$n4766 Q=soc.spimemio.xfer.dummy_count[0] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9281 E=$abc$61454$n4766 Q=soc.spimemio.xfer.dummy_count[1] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9284 E=$abc$61454$n4766 Q=soc.spimemio.xfer.dummy_count[2] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9287 E=$abc$61454$n4766 Q=soc.spimemio.xfer.dummy_count[3] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9272 E=$abc$61454$n4772 Q=soc.spimemio.xfer.count[0] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9273 E=$abc$61454$n4772 Q=soc.spimemio.xfer.count[1] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9274 E=$abc$61454$n4772 Q=soc.spimemio.xfer.count[2] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9275 E=$abc$61454$n4772 Q=soc.spimemio.xfer.count[3] R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9264 E=$abc$61454$n4776 Q=soc.spimemio.xfer.obuffer[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9265 E=$abc$61454$n4776 Q=soc.spimemio.xfer.obuffer[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9266 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9267 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9268 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9269 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9270 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n9271 E=$abc$61454$n4791 Q=soc.spimemio.xfer.obuffer[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[0] E=$abc$61454$n4797 Q=soc.spimemio.xfer.ibuffer[0]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[1] E=$abc$61454$n4797 Q=soc.spimemio.xfer.ibuffer[1]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[2] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[2]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[3] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[3]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[4] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[4]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[5] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[5]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[6] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[6]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=soc.spimemio.xfer.next_ibuffer[7] E=$abc$61454$n4808 Q=soc.spimemio.xfer.ibuffer[7]
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_ddr E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_ddr R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.spimemio.xfer.din_dspi E=$abc$61454$n4764 Q=soc.spimemio.xfer.xfer_dspi R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=$abc$61454$n9263 E=$abc$61454$n4789 Q=soc.spimemio.xfer.flash_clk R=$abc$61454$n15
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_16mhz D=$abc$61454$n15 E=$abc$61454$n4764 Q=soc.spimemio.xfer.flash_csb
.attr src "hardware.v:123|picosoc.v:139|spimemio.v:174|spimemio.v:535|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk_16mhz D=$abc$61454$n4814 E=resetn Q=iomem_ready S=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=user_led E=$abc$61454$n4811 Q=iomem_rdata[0] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[1] E=$abc$61454$n4811 Q=iomem_rdata[1] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[2] E=$abc$61454$n4811 Q=iomem_rdata[2] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[3] E=$abc$61454$n4811 Q=iomem_rdata[3] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[4] E=$abc$61454$n4811 Q=iomem_rdata[4] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[5] E=$abc$61454$n4811 Q=iomem_rdata[5] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[6] E=$abc$61454$n4811 Q=iomem_rdata[6] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[7] E=$abc$61454$n4811 Q=iomem_rdata[7] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[8] E=$abc$61454$n4811 Q=iomem_rdata[8] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[9] E=$abc$61454$n4811 Q=iomem_rdata[9] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[10] E=$abc$61454$n4811 Q=iomem_rdata[10] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[11] E=$abc$61454$n4811 Q=iomem_rdata[11] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[12] E=$abc$61454$n4811 Q=iomem_rdata[12] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[13] E=$abc$61454$n4811 Q=iomem_rdata[13] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[14] E=$abc$61454$n4811 Q=iomem_rdata[14] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[15] E=$abc$61454$n4811 Q=iomem_rdata[15] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[16] E=$abc$61454$n4811 Q=iomem_rdata[16] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[17] E=$abc$61454$n4811 Q=iomem_rdata[17] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[18] E=$abc$61454$n4811 Q=iomem_rdata[18] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[19] E=$abc$61454$n4811 Q=iomem_rdata[19] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[20] E=$abc$61454$n4811 Q=iomem_rdata[20] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[21] E=$abc$61454$n4811 Q=iomem_rdata[21] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[22] E=$abc$61454$n4811 Q=iomem_rdata[22] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[23] E=$abc$61454$n4811 Q=iomem_rdata[23] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[24] E=$abc$61454$n4811 Q=iomem_rdata[24] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[25] E=$abc$61454$n4811 Q=iomem_rdata[25] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[26] E=$abc$61454$n4811 Q=iomem_rdata[26] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[27] E=$abc$61454$n4811 Q=iomem_rdata[27] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[28] E=$abc$61454$n4811 Q=iomem_rdata[28] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[29] E=$abc$61454$n4811 Q=iomem_rdata[29] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[30] E=$abc$61454$n4811 Q=iomem_rdata[30] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=gpio[31] E=$abc$61454$n4811 Q=iomem_rdata[31] R=$abc$61454$n4813
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[0] E=$abc$61454$n4816 Q=user_led R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[1] E=$abc$61454$n4816 Q=gpio[1] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[2] E=$abc$61454$n4816 Q=gpio[2] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[3] E=$abc$61454$n4816 Q=gpio[3] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[4] E=$abc$61454$n4816 Q=gpio[4] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[5] E=$abc$61454$n4816 Q=gpio[5] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[6] E=$abc$61454$n4816 Q=gpio[6] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[7] E=$abc$61454$n4816 Q=gpio[7] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[8] E=$abc$61454$n4820 Q=gpio[8] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[9] E=$abc$61454$n4820 Q=gpio[9] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[10] E=$abc$61454$n4820 Q=gpio[10] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[11] E=$abc$61454$n4820 Q=gpio[11] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[12] E=$abc$61454$n4820 Q=gpio[12] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[13] E=$abc$61454$n4820 Q=gpio[13] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[14] E=$abc$61454$n4820 Q=gpio[14] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[15] E=$abc$61454$n4820 Q=gpio[15] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[16] E=$abc$61454$n4823 Q=gpio[16] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[17] E=$abc$61454$n4823 Q=gpio[17] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[18] E=$abc$61454$n4823 Q=gpio[18] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[19] E=$abc$61454$n4823 Q=gpio[19] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[20] E=$abc$61454$n4823 Q=gpio[20] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[21] E=$abc$61454$n4823 Q=gpio[21] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[22] E=$abc$61454$n4823 Q=gpio[22] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[23] E=$abc$61454$n4823 Q=gpio[23] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[24] E=$abc$61454$n4828 Q=gpio[24] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[25] E=$abc$61454$n4828 Q=gpio[25] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[26] E=$abc$61454$n4828 Q=gpio[26] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[27] E=$abc$61454$n4828 Q=gpio[27] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[28] E=$abc$61454$n4828 Q=gpio[28] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[29] E=$abc$61454$n4828 Q=gpio[29] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[30] E=$abc$61454$n4828 Q=gpio[30] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_16mhz D=soc.cpu.mem_wdata[31] E=$abc$61454$n4828 Q=gpio[31] R=$abc$61454$n17
.attr src "hardware.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr src "hardware.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n5800 Q=soc.ram_ready
.attr src "hardware.v:123|picosoc.v:188|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n4947 Q=soc.cpu.mem_wordsize[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk_16mhz D=$abc$61454$n1223 Q=soc.cpu.mem_wordsize[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_16mhz D=soc.cpu.cpuregs.wen Q=$abc$61454$n5817 R=$abc$61454$n1826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_IO D_IN_0=flash_io0_di D_OUT_0=flash_io0_do OUTPUT_ENABLE=flash_io0_oe PACKAGE_PIN=flash_io0
.attr src "hardware.v:69"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io1_di D_OUT_0=flash_io1_do OUTPUT_ENABLE=flash_io1_oe PACKAGE_PIN=flash_io1
.attr src "hardware.v:69"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io2_di D_OUT_0=flash_io2_do OUTPUT_ENABLE=flash_io2_oe PACKAGE_PIN=flash_io2
.attr src "hardware.v:69"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_IO D_IN_0=flash_io3_di D_OUT_0=flash_io3_do OUTPUT_ENABLE=flash_io3_oe PACKAGE_PIN=flash_io3
.attr src "hardware.v:69"
.param PIN_TYPE 101001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$61454$n10281 MASK[1]=$abc$61454$n10281 MASK[2]=$abc$61454$n10281 MASK[3]=$abc$61454$n10281 MASK[4]=$abc$61454$n10281 MASK[5]=$abc$61454$n10281 MASK[6]=$abc$61454$n10281 MASK[7]=$abc$61454$n10281 MASK[8]=$abc$61454$n10281 MASK[9]=$abc$61454$n10281 MASK[10]=$abc$61454$n10281 MASK[11]=$abc$61454$n10281 MASK[12]=$abc$61454$n10281 MASK[13]=$abc$61454$n10281 MASK[14]=$abc$61454$n10281 MASK[15]=$abc$61454$n10281 RADDR[0]=$abc$61454$n6336 RADDR[1]=$abc$61454$n6338 RADDR[2]=$abc$61454$n6340 RADDR[3]=$abc$61454$n6342 RADDR[4]=$abc$61454$n6344 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61454$n7762 RDATA[1]=$abc$61454$n7760 RDATA[2]=$abc$61454$n7759 RDATA[3]=$abc$61454$n7758 RDATA[4]=$abc$61454$n9138 RDATA[5]=$abc$61454$n9140 RDATA[6]=$abc$61454$n9143 RDATA[7]=$abc$61454$n9144 RDATA[8]=$abc$61454$n9145 RDATA[9]=$abc$61454$n9149 RDATA[10]=$abc$61454$n8073 RDATA[11]=$abc$61454$n8076 RDATA[12]=$abc$61454$n8084 RDATA[13]=$abc$61454$n7764 RDATA[14]=$abc$61454$n8230 RDATA[15]=$abc$61454$n5873 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$61454$n10281 MASK[1]=$abc$61454$n10281 MASK[2]=$abc$61454$n10281 MASK[3]=$abc$61454$n10281 MASK[4]=$abc$61454$n10281 MASK[5]=$abc$61454$n10281 MASK[6]=$abc$61454$n10281 MASK[7]=$abc$61454$n10281 MASK[8]=$abc$61454$n10281 MASK[9]=$abc$61454$n10281 MASK[10]=$abc$61454$n10281 MASK[11]=$abc$61454$n10281 MASK[12]=$abc$61454$n10281 MASK[13]=$abc$61454$n10281 MASK[14]=$abc$61454$n10281 MASK[15]=$abc$61454$n10281 RADDR[0]=$abc$61454$n6415 RADDR[1]=$abc$61454$n6417 RADDR[2]=$abc$61454$n6419 RADDR[3]=$abc$61454$n6421 RADDR[4]=$abc$61454$n6423 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61454$n10174 RDATA[1]=$abc$61454$n10175 RDATA[2]=$abc$61454$n5815 RDATA[3]=$abc$61454$n5819 RDATA[4]=$abc$61454$n9148 RDATA[5]=$abc$61454$n5841 RDATA[6]=$abc$61454$n5844 RDATA[7]=$abc$61454$n8972 RDATA[8]=$abc$61454$n5862 RDATA[9]=$abc$61454$n5856 RDATA[10]=$abc$61454$n5853 RDATA[11]=$abc$61454$n5850 RDATA[12]=$abc$61454$n5847 RDATA[13]=$abc$61454$n8083 RDATA[14]=$abc$61454$n8081 RDATA[15]=$abc$61454$n8080 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$61454$n10281 MASK[1]=$abc$61454$n10281 MASK[2]=$abc$61454$n10281 MASK[3]=$abc$61454$n10281 MASK[4]=$abc$61454$n10281 MASK[5]=$abc$61454$n10281 MASK[6]=$abc$61454$n10281 MASK[7]=$abc$61454$n10281 MASK[8]=$abc$61454$n10281 MASK[9]=$abc$61454$n10281 MASK[10]=$abc$61454$n10281 MASK[11]=$abc$61454$n10281 MASK[12]=$abc$61454$n10281 MASK[13]=$abc$61454$n10281 MASK[14]=$abc$61454$n10281 MASK[15]=$abc$61454$n10281 RADDR[0]=$abc$61454$n6336 RADDR[1]=$abc$61454$n6338 RADDR[2]=$abc$61454$n6340 RADDR[3]=$abc$61454$n6342 RADDR[4]=$abc$61454$n6344 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61454$n9150 RDATA[1]=$abc$61454$n5838 RDATA[2]=$abc$61454$n5835 RDATA[3]=$abc$61454$n5832 RDATA[4]=$abc$61454$n5829 RDATA[5]=$abc$61454$n5826 RDATA[6]=$abc$61454$n5822 RDATA[7]=$abc$61454$n10173 RDATA[8]=$abc$61454$n10172 RDATA[9]=$abc$61454$n10171 RDATA[10]=$abc$61454$n10170 RDATA[11]=$abc$61454$n10169 RDATA[12]=$abc$61454$n10168 RDATA[13]=$abc$61454$n9136 RDATA[14]=$abc$61454$n8077 RDATA[15]=$abc$61454$n8074 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$61454$n10281 MASK[1]=$abc$61454$n10281 MASK[2]=$abc$61454$n10281 MASK[3]=$abc$61454$n10281 MASK[4]=$abc$61454$n10281 MASK[5]=$abc$61454$n10281 MASK[6]=$abc$61454$n10281 MASK[7]=$abc$61454$n10281 MASK[8]=$abc$61454$n10281 MASK[9]=$abc$61454$n10281 MASK[10]=$abc$61454$n10281 MASK[11]=$abc$61454$n10281 MASK[12]=$abc$61454$n10281 MASK[13]=$abc$61454$n10281 MASK[14]=$abc$61454$n10281 MASK[15]=$abc$61454$n10281 RADDR[0]=$abc$61454$n6415 RADDR[1]=$abc$61454$n6417 RADDR[2]=$abc$61454$n6419 RADDR[3]=$abc$61454$n6421 RADDR[4]=$abc$61454$n6423 RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk_16mhz RCLKE=$true RDATA[0]=$abc$61454$n9141 RDATA[1]=$abc$61454$n8079 RDATA[2]=$abc$61454$n9290 RDATA[3]=$abc$61454$n5871 RDATA[4]=$abc$61454$n5865 RDATA[5]=$abc$61454$n5867 RDATA[6]=$abc$61454$n5869 RDATA[7]=$abc$61454$n5859 RDATA[8]=$abc$61454$n9897 RDATA[9]=$abc$61454$n9146 RDATA[10]=$abc$61454$n7145 RDATA[11]=$abc$61454$n8711 RDATA[12]=$abc$61454$n7756 RDATA[13]=$abc$61454$n9155 RDATA[14]=$abc$61454$n9216 RDATA[15]=$abc$61454$n8140 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk_16mhz WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[0] RDATA[4]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[1] RDATA[12]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap8608\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[2] RDATA[4]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[3] RDATA[12]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap8609\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[0] RDATA[1]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[1] RDATA[2]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[20] RDATA[4]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[4] RDATA[5]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[5] RDATA[6]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[6] RDATA[7]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[7] RDATA[8]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[8] RDATA[9]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[9] RDATA[10]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[21] RDATA[12]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[12] RDATA[13]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[13] RDATA[14]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[14] RDATA[15]=$techmap8601\soc.memory.mem.10.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[20] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[21] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[0] RDATA[1]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[1] RDATA[2]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[22] RDATA[4]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[4] RDATA[5]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[5] RDATA[6]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[6] RDATA[7]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[7] RDATA[8]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[8] RDATA[9]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[9] RDATA[10]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[23] RDATA[12]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[12] RDATA[13]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[13] RDATA[14]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[14] RDATA[15]=$techmap8602\soc.memory.mem.11.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[22] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[23] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[0] RDATA[1]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[1] RDATA[2]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[24] RDATA[4]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[4] RDATA[5]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[5] RDATA[6]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[6] RDATA[7]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[7] RDATA[8]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[8] RDATA[9]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[9] RDATA[10]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[25] RDATA[12]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[12] RDATA[13]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[13] RDATA[14]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[14] RDATA[15]=$techmap8603\soc.memory.mem.12.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[24] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[25] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[0] RDATA[1]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[1] RDATA[2]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[26] RDATA[4]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[4] RDATA[5]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[5] RDATA[6]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[6] RDATA[7]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[7] RDATA[8]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[8] RDATA[9]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[9] RDATA[10]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[27] RDATA[12]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[12] RDATA[13]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[13] RDATA[14]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[14] RDATA[15]=$techmap8604\soc.memory.mem.13.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[26] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[27] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[0] RDATA[1]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[1] RDATA[2]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[28] RDATA[4]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[4] RDATA[5]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[5] RDATA[6]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[6] RDATA[7]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[7] RDATA[8]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[8] RDATA[9]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[9] RDATA[10]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[29] RDATA[12]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[12] RDATA[13]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[13] RDATA[14]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[14] RDATA[15]=$techmap8605\soc.memory.mem.14.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[28] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[29] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[0] RDATA[1]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[1] RDATA[2]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[30] RDATA[4]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[4] RDATA[5]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[5] RDATA[6]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[6] RDATA[7]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[7] RDATA[8]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[8] RDATA[9]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[9] RDATA[10]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[31] RDATA[12]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[12] RDATA[13]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[13] RDATA[14]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[14] RDATA[15]=$techmap8613\soc.memory.mem.15.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[3] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[30] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[31] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[4] RDATA[4]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[5] RDATA[12]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap8610\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[6] RDATA[4]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[7] RDATA[12]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap8611\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[0] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[0] RDATA[1]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[1] RDATA[2]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[8] RDATA[4]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[4] RDATA[5]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[5] RDATA[6]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[6] RDATA[7]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[7] RDATA[8]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[8] RDATA[9]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[9] RDATA[10]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[9] RDATA[12]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[12] RDATA[13]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[13] RDATA[14]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[14] RDATA[15]=$techmap8612\soc.memory.mem.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[8] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[9] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[0] RDATA[1]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[1] RDATA[2]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[10] RDATA[4]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[4] RDATA[5]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[5] RDATA[6]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[6] RDATA[7]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[7] RDATA[8]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[8] RDATA[9]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[9] RDATA[10]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[11] RDATA[12]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[12] RDATA[13]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[13] RDATA[14]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[14] RDATA[15]=$techmap8596\soc.memory.mem.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[10] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[11] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[0] RDATA[1]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[1] RDATA[2]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[12] RDATA[4]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[4] RDATA[5]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[5] RDATA[6]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[6] RDATA[7]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[7] RDATA[8]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[8] RDATA[9]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[9] RDATA[10]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[13] RDATA[12]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[12] RDATA[13]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[13] RDATA[14]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[14] RDATA[15]=$techmap8597\soc.memory.mem.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[12] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[13] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[0] RDATA[1]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[1] RDATA[2]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[14] RDATA[4]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[4] RDATA[5]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[5] RDATA[6]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[6] RDATA[7]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[7] RDATA[8]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[8] RDATA[9]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[9] RDATA[10]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[15] RDATA[12]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[12] RDATA[13]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[13] RDATA[14]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[14] RDATA[15]=$techmap8598\soc.memory.mem.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[1] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[14] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[15] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[0] RDATA[1]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[1] RDATA[2]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[16] RDATA[4]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[4] RDATA[5]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[5] RDATA[6]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[6] RDATA[7]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[7] RDATA[8]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[8] RDATA[9]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[9] RDATA[10]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[17] RDATA[12]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[12] RDATA[13]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[13] RDATA[14]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[14] RDATA[15]=$techmap8599\soc.memory.mem.8.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[16] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[17] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=soc.cpu.mem_addr[11] RADDR[10]=soc.cpu.mem_addr[12] RCLK=clk_16mhz RCLKE=$true RDATA[0]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[0] RDATA[1]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[1] RDATA[2]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[2] RDATA[3]=soc.memory.rdata[18] RDATA[4]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[4] RDATA[5]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[5] RDATA[6]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[6] RDATA[7]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[7] RDATA[8]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[8] RDATA[9]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[9] RDATA[10]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[10] RDATA[11]=soc.memory.rdata[19] RDATA[12]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[12] RDATA[13]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[13] RDATA[14]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[14] RDATA[15]=$techmap8600\soc.memory.mem.9.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=soc.cpu.mem_addr[11] WADDR[10]=soc.cpu.mem_addr[12] WCLK=clk_16mhz WCLKE=soc.memory.wen[2] WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=soc.cpu.mem_wdata[18] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=soc.cpu.mem_wdata[19] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000011
.param WRITE_MODE 00000000000000000000000000000011
.names clk_16mhz clk
1 1
.names user_led gpio[0]
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names $true pin_pu
1 1
.names $false pin_usbn
1 1
.names $false pin_usbp
1 1
.names clk_16mhz soc.clk
1 1
.names clk_16mhz soc.cpu.clk
1 1
.names clk_16mhz soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_rdata[16] soc.cpu.dbg_mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.cpu.dbg_mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.cpu.dbg_mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.cpu.dbg_mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.cpu.dbg_mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.cpu.dbg_mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.cpu.dbg_mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.cpu.dbg_mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.cpu.dbg_mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.cpu.dbg_mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.cpu.dbg_mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.cpu.dbg_mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.cpu.dbg_mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.cpu.dbg_mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.cpu.dbg_mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.cpu.dbg_mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.cpu.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.cpu.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.cpu.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.cpu.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.cpu.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.cpu.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.cpu.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.cpu.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.cpu.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.cpu.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.cpu.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.cpu.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.cpu.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.cpu.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.cpu.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.cpu.mem_rdata[15]
1 1
.names $undef soc.cpu.mem_wordsize[1]
1 1
.names $undef soc.cpu.next_pc[0]
1 1
.names clk_16mhz soc.cpu.pcpi_div.clk
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_div.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_div.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_div.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_div.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_div.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_div.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_div.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_div.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_div.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_div.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_div.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_div.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_div.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_div.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_div.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_div.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_div.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_div.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_div.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_div.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_div.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_div.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_div.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_div.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_div.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_div.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_div.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_div.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_div.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_div.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_div.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_div.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_div.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_div.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_div.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_div.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_div.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_div.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_div.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_div.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_div.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_div.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_div.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_div.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_div.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_div.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_div.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_div.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_div.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_div.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_div.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_div.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_div.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_div.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_div.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_div.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_div.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_div.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_div.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_div.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_div.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_div.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_div.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_div.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_div.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_div.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_div.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_div.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_div.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_div.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_div.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_div.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_div.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_div.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_div.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_div.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_div.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_div.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_div.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_div.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_div.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_div.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_div.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_div.resetn
1 1
.names soc.cpu.pcpi_div.pcpi_rd[0] soc.cpu.pcpi_div_rd[0]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[1] soc.cpu.pcpi_div_rd[1]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[2] soc.cpu.pcpi_div_rd[2]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[3] soc.cpu.pcpi_div_rd[3]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[4] soc.cpu.pcpi_div_rd[4]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[5] soc.cpu.pcpi_div_rd[5]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[6] soc.cpu.pcpi_div_rd[6]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[7] soc.cpu.pcpi_div_rd[7]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[8] soc.cpu.pcpi_div_rd[8]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[9] soc.cpu.pcpi_div_rd[9]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[10] soc.cpu.pcpi_div_rd[10]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[11] soc.cpu.pcpi_div_rd[11]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[12] soc.cpu.pcpi_div_rd[12]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[13] soc.cpu.pcpi_div_rd[13]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[14] soc.cpu.pcpi_div_rd[14]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[15] soc.cpu.pcpi_div_rd[15]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[16] soc.cpu.pcpi_div_rd[16]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[17] soc.cpu.pcpi_div_rd[17]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[18] soc.cpu.pcpi_div_rd[18]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[19] soc.cpu.pcpi_div_rd[19]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[20] soc.cpu.pcpi_div_rd[20]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[21] soc.cpu.pcpi_div_rd[21]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[22] soc.cpu.pcpi_div_rd[22]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[23] soc.cpu.pcpi_div_rd[23]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[24] soc.cpu.pcpi_div_rd[24]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[25] soc.cpu.pcpi_div_rd[25]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[26] soc.cpu.pcpi_div_rd[26]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[27] soc.cpu.pcpi_div_rd[27]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[28] soc.cpu.pcpi_div_rd[28]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[29] soc.cpu.pcpi_div_rd[29]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[30] soc.cpu.pcpi_div_rd[30]
1 1
.names soc.cpu.pcpi_div.pcpi_rd[31] soc.cpu.pcpi_div_rd[31]
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_ready
1 1
.names soc.cpu.pcpi_div.pcpi_wait soc.cpu.pcpi_div_wait
1 1
.names soc.cpu.pcpi_div.pcpi_wr soc.cpu.pcpi_div_wr
1 1
.names $undef soc.cpu.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_insn[11]
1 1
.names $undef soc.cpu.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_insn[24]
1 1
.names clk_16mhz soc.cpu.pcpi_mul.clk
1 1
.names soc.cpu.pcpi_mul.instr_mulh soc.cpu.pcpi_mul.instr_rs2_signed
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdt[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[0]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[1]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[2]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[3]
1 1
.names soc.cpu.pcpi_mul.next_rdt[3] soc.cpu.pcpi_mul.next_rdx[4]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[5]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[6]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[7]
1 1
.names soc.cpu.pcpi_mul.next_rdt[7] soc.cpu.pcpi_mul.next_rdx[8]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[9]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[10]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[11]
1 1
.names soc.cpu.pcpi_mul.next_rdt[11] soc.cpu.pcpi_mul.next_rdx[12]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[13]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[14]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[15]
1 1
.names soc.cpu.pcpi_mul.next_rdt[15] soc.cpu.pcpi_mul.next_rdx[16]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[17]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[18]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[19]
1 1
.names soc.cpu.pcpi_mul.next_rdt[19] soc.cpu.pcpi_mul.next_rdx[20]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[21]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[22]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[23]
1 1
.names soc.cpu.pcpi_mul.next_rdt[23] soc.cpu.pcpi_mul.next_rdx[24]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[25]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[26]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[27]
1 1
.names soc.cpu.pcpi_mul.next_rdt[27] soc.cpu.pcpi_mul.next_rdx[28]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[29]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[30]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[31]
1 1
.names soc.cpu.pcpi_mul.next_rdt[31] soc.cpu.pcpi_mul.next_rdx[32]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[33]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[34]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[35]
1 1
.names soc.cpu.pcpi_mul.next_rdt[35] soc.cpu.pcpi_mul.next_rdx[36]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[37]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[38]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[39]
1 1
.names soc.cpu.pcpi_mul.next_rdt[39] soc.cpu.pcpi_mul.next_rdx[40]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[41]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[42]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[43]
1 1
.names soc.cpu.pcpi_mul.next_rdt[43] soc.cpu.pcpi_mul.next_rdx[44]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[45]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[46]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[47]
1 1
.names soc.cpu.pcpi_mul.next_rdt[47] soc.cpu.pcpi_mul.next_rdx[48]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[49]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[50]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[51]
1 1
.names soc.cpu.pcpi_mul.next_rdt[51] soc.cpu.pcpi_mul.next_rdx[52]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[53]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[54]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[55]
1 1
.names soc.cpu.pcpi_mul.next_rdt[55] soc.cpu.pcpi_mul.next_rdx[56]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[57]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[58]
1 1
.names $false soc.cpu.pcpi_mul.next_rdx[59]
1 1
.names soc.cpu.pcpi_mul.next_rdt[59] soc.cpu.pcpi_mul.next_rdx[60]
1 1
.names soc.cpu.pcpi_mul.rs1[1] soc.cpu.pcpi_mul.next_rs1[0]
1 1
.names soc.cpu.pcpi_mul.rs1[2] soc.cpu.pcpi_mul.next_rs1[1]
1 1
.names soc.cpu.pcpi_mul.rs1[3] soc.cpu.pcpi_mul.next_rs1[2]
1 1
.names soc.cpu.pcpi_mul.rs1[4] soc.cpu.pcpi_mul.next_rs1[3]
1 1
.names soc.cpu.pcpi_mul.rs1[5] soc.cpu.pcpi_mul.next_rs1[4]
1 1
.names soc.cpu.pcpi_mul.rs1[6] soc.cpu.pcpi_mul.next_rs1[5]
1 1
.names soc.cpu.pcpi_mul.rs1[7] soc.cpu.pcpi_mul.next_rs1[6]
1 1
.names soc.cpu.pcpi_mul.rs1[8] soc.cpu.pcpi_mul.next_rs1[7]
1 1
.names soc.cpu.pcpi_mul.rs1[9] soc.cpu.pcpi_mul.next_rs1[8]
1 1
.names soc.cpu.pcpi_mul.rs1[10] soc.cpu.pcpi_mul.next_rs1[9]
1 1
.names soc.cpu.pcpi_mul.rs1[11] soc.cpu.pcpi_mul.next_rs1[10]
1 1
.names soc.cpu.pcpi_mul.rs1[12] soc.cpu.pcpi_mul.next_rs1[11]
1 1
.names soc.cpu.pcpi_mul.rs1[13] soc.cpu.pcpi_mul.next_rs1[12]
1 1
.names soc.cpu.pcpi_mul.rs1[14] soc.cpu.pcpi_mul.next_rs1[13]
1 1
.names soc.cpu.pcpi_mul.rs1[15] soc.cpu.pcpi_mul.next_rs1[14]
1 1
.names soc.cpu.pcpi_mul.rs1[16] soc.cpu.pcpi_mul.next_rs1[15]
1 1
.names soc.cpu.pcpi_mul.rs1[17] soc.cpu.pcpi_mul.next_rs1[16]
1 1
.names soc.cpu.pcpi_mul.rs1[18] soc.cpu.pcpi_mul.next_rs1[17]
1 1
.names soc.cpu.pcpi_mul.rs1[19] soc.cpu.pcpi_mul.next_rs1[18]
1 1
.names soc.cpu.pcpi_mul.rs1[20] soc.cpu.pcpi_mul.next_rs1[19]
1 1
.names soc.cpu.pcpi_mul.rs1[21] soc.cpu.pcpi_mul.next_rs1[20]
1 1
.names soc.cpu.pcpi_mul.rs1[22] soc.cpu.pcpi_mul.next_rs1[21]
1 1
.names soc.cpu.pcpi_mul.rs1[23] soc.cpu.pcpi_mul.next_rs1[22]
1 1
.names soc.cpu.pcpi_mul.rs1[24] soc.cpu.pcpi_mul.next_rs1[23]
1 1
.names soc.cpu.pcpi_mul.rs1[25] soc.cpu.pcpi_mul.next_rs1[24]
1 1
.names soc.cpu.pcpi_mul.rs1[26] soc.cpu.pcpi_mul.next_rs1[25]
1 1
.names soc.cpu.pcpi_mul.rs1[27] soc.cpu.pcpi_mul.next_rs1[26]
1 1
.names soc.cpu.pcpi_mul.rs1[28] soc.cpu.pcpi_mul.next_rs1[27]
1 1
.names soc.cpu.pcpi_mul.rs1[29] soc.cpu.pcpi_mul.next_rs1[28]
1 1
.names soc.cpu.pcpi_mul.rs1[30] soc.cpu.pcpi_mul.next_rs1[29]
1 1
.names soc.cpu.pcpi_mul.rs1[31] soc.cpu.pcpi_mul.next_rs1[30]
1 1
.names soc.cpu.pcpi_mul.rs1[32] soc.cpu.pcpi_mul.next_rs1[31]
1 1
.names soc.cpu.pcpi_mul.rs1[33] soc.cpu.pcpi_mul.next_rs1[32]
1 1
.names soc.cpu.pcpi_mul.rs1[34] soc.cpu.pcpi_mul.next_rs1[33]
1 1
.names soc.cpu.pcpi_mul.rs1[35] soc.cpu.pcpi_mul.next_rs1[34]
1 1
.names soc.cpu.pcpi_mul.rs1[36] soc.cpu.pcpi_mul.next_rs1[35]
1 1
.names soc.cpu.pcpi_mul.rs1[37] soc.cpu.pcpi_mul.next_rs1[36]
1 1
.names soc.cpu.pcpi_mul.rs1[38] soc.cpu.pcpi_mul.next_rs1[37]
1 1
.names soc.cpu.pcpi_mul.rs1[39] soc.cpu.pcpi_mul.next_rs1[38]
1 1
.names soc.cpu.pcpi_mul.rs1[40] soc.cpu.pcpi_mul.next_rs1[39]
1 1
.names soc.cpu.pcpi_mul.rs1[41] soc.cpu.pcpi_mul.next_rs1[40]
1 1
.names soc.cpu.pcpi_mul.rs1[42] soc.cpu.pcpi_mul.next_rs1[41]
1 1
.names soc.cpu.pcpi_mul.rs1[43] soc.cpu.pcpi_mul.next_rs1[42]
1 1
.names soc.cpu.pcpi_mul.rs1[44] soc.cpu.pcpi_mul.next_rs1[43]
1 1
.names soc.cpu.pcpi_mul.rs1[45] soc.cpu.pcpi_mul.next_rs1[44]
1 1
.names soc.cpu.pcpi_mul.rs1[46] soc.cpu.pcpi_mul.next_rs1[45]
1 1
.names soc.cpu.pcpi_mul.rs1[47] soc.cpu.pcpi_mul.next_rs1[46]
1 1
.names soc.cpu.pcpi_mul.rs1[48] soc.cpu.pcpi_mul.next_rs1[47]
1 1
.names soc.cpu.pcpi_mul.rs1[49] soc.cpu.pcpi_mul.next_rs1[48]
1 1
.names soc.cpu.pcpi_mul.rs1[50] soc.cpu.pcpi_mul.next_rs1[49]
1 1
.names soc.cpu.pcpi_mul.rs1[51] soc.cpu.pcpi_mul.next_rs1[50]
1 1
.names soc.cpu.pcpi_mul.rs1[52] soc.cpu.pcpi_mul.next_rs1[51]
1 1
.names soc.cpu.pcpi_mul.rs1[53] soc.cpu.pcpi_mul.next_rs1[52]
1 1
.names soc.cpu.pcpi_mul.rs1[54] soc.cpu.pcpi_mul.next_rs1[53]
1 1
.names soc.cpu.pcpi_mul.rs1[55] soc.cpu.pcpi_mul.next_rs1[54]
1 1
.names soc.cpu.pcpi_mul.rs1[56] soc.cpu.pcpi_mul.next_rs1[55]
1 1
.names soc.cpu.pcpi_mul.rs1[57] soc.cpu.pcpi_mul.next_rs1[56]
1 1
.names soc.cpu.pcpi_mul.rs1[58] soc.cpu.pcpi_mul.next_rs1[57]
1 1
.names soc.cpu.pcpi_mul.rs1[59] soc.cpu.pcpi_mul.next_rs1[58]
1 1
.names soc.cpu.pcpi_mul.rs1[60] soc.cpu.pcpi_mul.next_rs1[59]
1 1
.names soc.cpu.pcpi_mul.rs1[61] soc.cpu.pcpi_mul.next_rs1[60]
1 1
.names soc.cpu.pcpi_mul.rs1[62] soc.cpu.pcpi_mul.next_rs1[61]
1 1
.names soc.cpu.pcpi_mul.rs1[63] soc.cpu.pcpi_mul.next_rs1[62]
1 1
.names $false soc.cpu.pcpi_mul.next_rs2[0]
1 1
.names soc.cpu.pcpi_mul.rs2[0] soc.cpu.pcpi_mul.next_rs2[1]
1 1
.names soc.cpu.pcpi_mul.rs2[1] soc.cpu.pcpi_mul.next_rs2[2]
1 1
.names soc.cpu.pcpi_mul.rs2[2] soc.cpu.pcpi_mul.next_rs2[3]
1 1
.names soc.cpu.pcpi_mul.rs2[3] soc.cpu.pcpi_mul.next_rs2[4]
1 1
.names soc.cpu.pcpi_mul.rs2[4] soc.cpu.pcpi_mul.next_rs2[5]
1 1
.names soc.cpu.pcpi_mul.rs2[5] soc.cpu.pcpi_mul.next_rs2[6]
1 1
.names soc.cpu.pcpi_mul.rs2[6] soc.cpu.pcpi_mul.next_rs2[7]
1 1
.names soc.cpu.pcpi_mul.rs2[7] soc.cpu.pcpi_mul.next_rs2[8]
1 1
.names soc.cpu.pcpi_mul.rs2[8] soc.cpu.pcpi_mul.next_rs2[9]
1 1
.names soc.cpu.pcpi_mul.rs2[9] soc.cpu.pcpi_mul.next_rs2[10]
1 1
.names soc.cpu.pcpi_mul.rs2[10] soc.cpu.pcpi_mul.next_rs2[11]
1 1
.names soc.cpu.pcpi_mul.rs2[11] soc.cpu.pcpi_mul.next_rs2[12]
1 1
.names soc.cpu.pcpi_mul.rs2[12] soc.cpu.pcpi_mul.next_rs2[13]
1 1
.names soc.cpu.pcpi_mul.rs2[13] soc.cpu.pcpi_mul.next_rs2[14]
1 1
.names soc.cpu.pcpi_mul.rs2[14] soc.cpu.pcpi_mul.next_rs2[15]
1 1
.names soc.cpu.pcpi_mul.rs2[15] soc.cpu.pcpi_mul.next_rs2[16]
1 1
.names soc.cpu.pcpi_mul.rs2[16] soc.cpu.pcpi_mul.next_rs2[17]
1 1
.names soc.cpu.pcpi_mul.rs2[17] soc.cpu.pcpi_mul.next_rs2[18]
1 1
.names soc.cpu.pcpi_mul.rs2[18] soc.cpu.pcpi_mul.next_rs2[19]
1 1
.names soc.cpu.pcpi_mul.rs2[19] soc.cpu.pcpi_mul.next_rs2[20]
1 1
.names soc.cpu.pcpi_mul.rs2[20] soc.cpu.pcpi_mul.next_rs2[21]
1 1
.names soc.cpu.pcpi_mul.rs2[21] soc.cpu.pcpi_mul.next_rs2[22]
1 1
.names soc.cpu.pcpi_mul.rs2[22] soc.cpu.pcpi_mul.next_rs2[23]
1 1
.names soc.cpu.pcpi_mul.rs2[23] soc.cpu.pcpi_mul.next_rs2[24]
1 1
.names soc.cpu.pcpi_mul.rs2[24] soc.cpu.pcpi_mul.next_rs2[25]
1 1
.names soc.cpu.pcpi_mul.rs2[25] soc.cpu.pcpi_mul.next_rs2[26]
1 1
.names soc.cpu.pcpi_mul.rs2[26] soc.cpu.pcpi_mul.next_rs2[27]
1 1
.names soc.cpu.pcpi_mul.rs2[27] soc.cpu.pcpi_mul.next_rs2[28]
1 1
.names soc.cpu.pcpi_mul.rs2[28] soc.cpu.pcpi_mul.next_rs2[29]
1 1
.names soc.cpu.pcpi_mul.rs2[29] soc.cpu.pcpi_mul.next_rs2[30]
1 1
.names soc.cpu.pcpi_mul.rs2[30] soc.cpu.pcpi_mul.next_rs2[31]
1 1
.names soc.cpu.pcpi_mul.rs2[31] soc.cpu.pcpi_mul.next_rs2[32]
1 1
.names soc.cpu.pcpi_mul.rs2[32] soc.cpu.pcpi_mul.next_rs2[33]
1 1
.names soc.cpu.pcpi_mul.rs2[33] soc.cpu.pcpi_mul.next_rs2[34]
1 1
.names soc.cpu.pcpi_mul.rs2[34] soc.cpu.pcpi_mul.next_rs2[35]
1 1
.names soc.cpu.pcpi_mul.rs2[35] soc.cpu.pcpi_mul.next_rs2[36]
1 1
.names soc.cpu.pcpi_mul.rs2[36] soc.cpu.pcpi_mul.next_rs2[37]
1 1
.names soc.cpu.pcpi_mul.rs2[37] soc.cpu.pcpi_mul.next_rs2[38]
1 1
.names soc.cpu.pcpi_mul.rs2[38] soc.cpu.pcpi_mul.next_rs2[39]
1 1
.names soc.cpu.pcpi_mul.rs2[39] soc.cpu.pcpi_mul.next_rs2[40]
1 1
.names soc.cpu.pcpi_mul.rs2[40] soc.cpu.pcpi_mul.next_rs2[41]
1 1
.names soc.cpu.pcpi_mul.rs2[41] soc.cpu.pcpi_mul.next_rs2[42]
1 1
.names soc.cpu.pcpi_mul.rs2[42] soc.cpu.pcpi_mul.next_rs2[43]
1 1
.names soc.cpu.pcpi_mul.rs2[43] soc.cpu.pcpi_mul.next_rs2[44]
1 1
.names soc.cpu.pcpi_mul.rs2[44] soc.cpu.pcpi_mul.next_rs2[45]
1 1
.names soc.cpu.pcpi_mul.rs2[45] soc.cpu.pcpi_mul.next_rs2[46]
1 1
.names soc.cpu.pcpi_mul.rs2[46] soc.cpu.pcpi_mul.next_rs2[47]
1 1
.names soc.cpu.pcpi_mul.rs2[47] soc.cpu.pcpi_mul.next_rs2[48]
1 1
.names soc.cpu.pcpi_mul.rs2[48] soc.cpu.pcpi_mul.next_rs2[49]
1 1
.names soc.cpu.pcpi_mul.rs2[49] soc.cpu.pcpi_mul.next_rs2[50]
1 1
.names soc.cpu.pcpi_mul.rs2[50] soc.cpu.pcpi_mul.next_rs2[51]
1 1
.names soc.cpu.pcpi_mul.rs2[51] soc.cpu.pcpi_mul.next_rs2[52]
1 1
.names soc.cpu.pcpi_mul.rs2[52] soc.cpu.pcpi_mul.next_rs2[53]
1 1
.names soc.cpu.pcpi_mul.rs2[53] soc.cpu.pcpi_mul.next_rs2[54]
1 1
.names soc.cpu.pcpi_mul.rs2[54] soc.cpu.pcpi_mul.next_rs2[55]
1 1
.names soc.cpu.pcpi_mul.rs2[55] soc.cpu.pcpi_mul.next_rs2[56]
1 1
.names soc.cpu.pcpi_mul.rs2[56] soc.cpu.pcpi_mul.next_rs2[57]
1 1
.names soc.cpu.pcpi_mul.rs2[57] soc.cpu.pcpi_mul.next_rs2[58]
1 1
.names soc.cpu.pcpi_mul.rs2[58] soc.cpu.pcpi_mul.next_rs2[59]
1 1
.names soc.cpu.pcpi_mul.rs2[59] soc.cpu.pcpi_mul.next_rs2[60]
1 1
.names soc.cpu.pcpi_mul.rs2[60] soc.cpu.pcpi_mul.next_rs2[61]
1 1
.names soc.cpu.pcpi_mul.rs2[61] soc.cpu.pcpi_mul.next_rs2[62]
1 1
.names soc.cpu.pcpi_mul.rs2[62] soc.cpu.pcpi_mul.next_rs2[63]
1 1
.names soc.cpu.pcpi_insn[0] soc.cpu.pcpi_mul.pcpi_insn[0]
1 1
.names soc.cpu.pcpi_insn[1] soc.cpu.pcpi_mul.pcpi_insn[1]
1 1
.names soc.cpu.pcpi_insn[2] soc.cpu.pcpi_mul.pcpi_insn[2]
1 1
.names soc.cpu.pcpi_insn[3] soc.cpu.pcpi_mul.pcpi_insn[3]
1 1
.names soc.cpu.pcpi_insn[4] soc.cpu.pcpi_mul.pcpi_insn[4]
1 1
.names soc.cpu.pcpi_insn[5] soc.cpu.pcpi_mul.pcpi_insn[5]
1 1
.names soc.cpu.pcpi_insn[6] soc.cpu.pcpi_mul.pcpi_insn[6]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[7]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[8]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[9]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[10]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[11]
1 1
.names soc.cpu.pcpi_insn[12] soc.cpu.pcpi_mul.pcpi_insn[12]
1 1
.names soc.cpu.pcpi_insn[13] soc.cpu.pcpi_mul.pcpi_insn[13]
1 1
.names soc.cpu.pcpi_insn[14] soc.cpu.pcpi_mul.pcpi_insn[14]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[15]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[16]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[17]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[18]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[19]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[20]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[21]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[22]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[23]
1 1
.names $undef soc.cpu.pcpi_mul.pcpi_insn[24]
1 1
.names soc.cpu.pcpi_insn[25] soc.cpu.pcpi_mul.pcpi_insn[25]
1 1
.names soc.cpu.pcpi_insn[26] soc.cpu.pcpi_mul.pcpi_insn[26]
1 1
.names soc.cpu.pcpi_insn[27] soc.cpu.pcpi_mul.pcpi_insn[27]
1 1
.names soc.cpu.pcpi_insn[28] soc.cpu.pcpi_mul.pcpi_insn[28]
1 1
.names soc.cpu.pcpi_insn[29] soc.cpu.pcpi_mul.pcpi_insn[29]
1 1
.names soc.cpu.pcpi_insn[30] soc.cpu.pcpi_mul.pcpi_insn[30]
1 1
.names soc.cpu.pcpi_insn[31] soc.cpu.pcpi_mul.pcpi_insn[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul.pcpi_ready
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_mul.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_mul.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_mul.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_mul.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_mul.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_mul.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_mul.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_mul.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_mul.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_mul.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_mul.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_mul.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_mul.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_mul.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_mul.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_mul.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_mul.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_mul.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_mul.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_mul.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_mul.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_mul.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_mul.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_mul.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_mul.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_mul.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_mul.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_mul.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_mul.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_mul.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_mul.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_mul.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_mul.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_mul.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_mul.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_mul.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_mul.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_mul.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_mul.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_mul.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_mul.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_mul.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_mul.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_mul.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_mul.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_mul.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_mul.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_mul.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_mul.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_mul.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_mul.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_mul.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_mul.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_mul.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_mul.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_mul.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_mul.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_mul.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_mul.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_mul.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_mul.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_mul.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_mul.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_mul.pcpi_rs2[31]
1 1
.names soc.cpu.pcpi_valid soc.cpu.pcpi_mul.pcpi_valid
1 1
.names resetn soc.cpu.pcpi_mul.resetn
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[0] soc.cpu.pcpi_mul_rd[0]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[1] soc.cpu.pcpi_mul_rd[1]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[2] soc.cpu.pcpi_mul_rd[2]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[3] soc.cpu.pcpi_mul_rd[3]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[4] soc.cpu.pcpi_mul_rd[4]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[5] soc.cpu.pcpi_mul_rd[5]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[6] soc.cpu.pcpi_mul_rd[6]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[7] soc.cpu.pcpi_mul_rd[7]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[8] soc.cpu.pcpi_mul_rd[8]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[9] soc.cpu.pcpi_mul_rd[9]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[10] soc.cpu.pcpi_mul_rd[10]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[11] soc.cpu.pcpi_mul_rd[11]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[12] soc.cpu.pcpi_mul_rd[12]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[13] soc.cpu.pcpi_mul_rd[13]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[14] soc.cpu.pcpi_mul_rd[14]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[15] soc.cpu.pcpi_mul_rd[15]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[16] soc.cpu.pcpi_mul_rd[16]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[17] soc.cpu.pcpi_mul_rd[17]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[18] soc.cpu.pcpi_mul_rd[18]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[19] soc.cpu.pcpi_mul_rd[19]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[20] soc.cpu.pcpi_mul_rd[20]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[21] soc.cpu.pcpi_mul_rd[21]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[22] soc.cpu.pcpi_mul_rd[22]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[23] soc.cpu.pcpi_mul_rd[23]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[24] soc.cpu.pcpi_mul_rd[24]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[25] soc.cpu.pcpi_mul_rd[25]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[26] soc.cpu.pcpi_mul_rd[26]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[27] soc.cpu.pcpi_mul_rd[27]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[28] soc.cpu.pcpi_mul_rd[28]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[29] soc.cpu.pcpi_mul_rd[29]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[30] soc.cpu.pcpi_mul_rd[30]
1 1
.names soc.cpu.pcpi_mul.pcpi_rd[31] soc.cpu.pcpi_mul_rd[31]
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_ready
1 1
.names soc.cpu.pcpi_mul.pcpi_wait soc.cpu.pcpi_mul_wait
1 1
.names soc.cpu.pcpi_mul.pcpi_wr soc.cpu.pcpi_mul_wr
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names flash_clk soc.flash_clk
1 1
.names flash_csb soc.flash_csb
1 1
.names flash_io0_di soc.flash_io0_di
1 1
.names flash_io0_do soc.flash_io0_do
1 1
.names flash_io0_oe soc.flash_io0_oe
1 1
.names flash_io1_di soc.flash_io1_di
1 1
.names flash_io1_do soc.flash_io1_do
1 1
.names flash_io1_oe soc.flash_io1_oe
1 1
.names flash_io2_di soc.flash_io2_di
1 1
.names flash_io2_do soc.flash_io2_do
1 1
.names flash_io2_oe soc.flash_io2_oe
1 1
.names flash_io3_di soc.flash_io3_di
1 1
.names flash_io3_do soc.flash_io3_do
1 1
.names flash_io3_oe soc.flash_io3_oe
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names iomem_rdata[0] soc.iomem_rdata[0]
1 1
.names iomem_rdata[1] soc.iomem_rdata[1]
1 1
.names iomem_rdata[2] soc.iomem_rdata[2]
1 1
.names iomem_rdata[3] soc.iomem_rdata[3]
1 1
.names iomem_rdata[4] soc.iomem_rdata[4]
1 1
.names iomem_rdata[5] soc.iomem_rdata[5]
1 1
.names iomem_rdata[6] soc.iomem_rdata[6]
1 1
.names iomem_rdata[7] soc.iomem_rdata[7]
1 1
.names iomem_rdata[8] soc.iomem_rdata[8]
1 1
.names iomem_rdata[9] soc.iomem_rdata[9]
1 1
.names iomem_rdata[10] soc.iomem_rdata[10]
1 1
.names iomem_rdata[11] soc.iomem_rdata[11]
1 1
.names iomem_rdata[12] soc.iomem_rdata[12]
1 1
.names iomem_rdata[13] soc.iomem_rdata[13]
1 1
.names iomem_rdata[14] soc.iomem_rdata[14]
1 1
.names iomem_rdata[15] soc.iomem_rdata[15]
1 1
.names iomem_rdata[16] soc.iomem_rdata[16]
1 1
.names iomem_rdata[17] soc.iomem_rdata[17]
1 1
.names iomem_rdata[18] soc.iomem_rdata[18]
1 1
.names iomem_rdata[19] soc.iomem_rdata[19]
1 1
.names iomem_rdata[20] soc.iomem_rdata[20]
1 1
.names iomem_rdata[21] soc.iomem_rdata[21]
1 1
.names iomem_rdata[22] soc.iomem_rdata[22]
1 1
.names iomem_rdata[23] soc.iomem_rdata[23]
1 1
.names iomem_rdata[24] soc.iomem_rdata[24]
1 1
.names iomem_rdata[25] soc.iomem_rdata[25]
1 1
.names iomem_rdata[26] soc.iomem_rdata[26]
1 1
.names iomem_rdata[27] soc.iomem_rdata[27]
1 1
.names iomem_rdata[28] soc.iomem_rdata[28]
1 1
.names iomem_rdata[29] soc.iomem_rdata[29]
1 1
.names iomem_rdata[30] soc.iomem_rdata[30]
1 1
.names iomem_rdata[31] soc.iomem_rdata[31]
1 1
.names iomem_ready soc.iomem_ready
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.dbg_mem_rdata[0] soc.mem_rdata[0]
1 1
.names soc.cpu.dbg_mem_rdata[1] soc.mem_rdata[1]
1 1
.names soc.cpu.dbg_mem_rdata[2] soc.mem_rdata[2]
1 1
.names soc.cpu.dbg_mem_rdata[3] soc.mem_rdata[3]
1 1
.names soc.cpu.dbg_mem_rdata[4] soc.mem_rdata[4]
1 1
.names soc.cpu.dbg_mem_rdata[5] soc.mem_rdata[5]
1 1
.names soc.cpu.dbg_mem_rdata[6] soc.mem_rdata[6]
1 1
.names soc.cpu.dbg_mem_rdata[7] soc.mem_rdata[7]
1 1
.names soc.cpu.dbg_mem_rdata[8] soc.mem_rdata[8]
1 1
.names soc.cpu.dbg_mem_rdata[9] soc.mem_rdata[9]
1 1
.names soc.cpu.dbg_mem_rdata[10] soc.mem_rdata[10]
1 1
.names soc.cpu.dbg_mem_rdata[11] soc.mem_rdata[11]
1 1
.names soc.cpu.dbg_mem_rdata[12] soc.mem_rdata[12]
1 1
.names soc.cpu.dbg_mem_rdata[13] soc.mem_rdata[13]
1 1
.names soc.cpu.dbg_mem_rdata[14] soc.mem_rdata[14]
1 1
.names soc.cpu.dbg_mem_rdata[15] soc.mem_rdata[15]
1 1
.names soc.cpu.mem_rdata[16] soc.mem_rdata[16]
1 1
.names soc.cpu.mem_rdata[17] soc.mem_rdata[17]
1 1
.names soc.cpu.mem_rdata[18] soc.mem_rdata[18]
1 1
.names soc.cpu.mem_rdata[19] soc.mem_rdata[19]
1 1
.names soc.cpu.mem_rdata[20] soc.mem_rdata[20]
1 1
.names soc.cpu.mem_rdata[21] soc.mem_rdata[21]
1 1
.names soc.cpu.mem_rdata[22] soc.mem_rdata[22]
1 1
.names soc.cpu.mem_rdata[23] soc.mem_rdata[23]
1 1
.names soc.cpu.mem_rdata[24] soc.mem_rdata[24]
1 1
.names soc.cpu.mem_rdata[25] soc.mem_rdata[25]
1 1
.names soc.cpu.mem_rdata[26] soc.mem_rdata[26]
1 1
.names soc.cpu.mem_rdata[27] soc.mem_rdata[27]
1 1
.names soc.cpu.mem_rdata[28] soc.mem_rdata[28]
1 1
.names soc.cpu.mem_rdata[29] soc.mem_rdata[29]
1 1
.names soc.cpu.mem_rdata[30] soc.mem_rdata[30]
1 1
.names soc.cpu.mem_rdata[31] soc.mem_rdata[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names clk_16mhz soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names soc.memory.rdata[0] soc.ram_rdata[0]
1 1
.names soc.memory.rdata[1] soc.ram_rdata[1]
1 1
.names soc.memory.rdata[2] soc.ram_rdata[2]
1 1
.names soc.memory.rdata[3] soc.ram_rdata[3]
1 1
.names soc.memory.rdata[4] soc.ram_rdata[4]
1 1
.names soc.memory.rdata[5] soc.ram_rdata[5]
1 1
.names soc.memory.rdata[6] soc.ram_rdata[6]
1 1
.names soc.memory.rdata[7] soc.ram_rdata[7]
1 1
.names soc.memory.rdata[8] soc.ram_rdata[8]
1 1
.names soc.memory.rdata[9] soc.ram_rdata[9]
1 1
.names soc.memory.rdata[10] soc.ram_rdata[10]
1 1
.names soc.memory.rdata[11] soc.ram_rdata[11]
1 1
.names soc.memory.rdata[12] soc.ram_rdata[12]
1 1
.names soc.memory.rdata[13] soc.ram_rdata[13]
1 1
.names soc.memory.rdata[14] soc.ram_rdata[14]
1 1
.names soc.memory.rdata[15] soc.ram_rdata[15]
1 1
.names soc.memory.rdata[16] soc.ram_rdata[16]
1 1
.names soc.memory.rdata[17] soc.ram_rdata[17]
1 1
.names soc.memory.rdata[18] soc.ram_rdata[18]
1 1
.names soc.memory.rdata[19] soc.ram_rdata[19]
1 1
.names soc.memory.rdata[20] soc.ram_rdata[20]
1 1
.names soc.memory.rdata[21] soc.ram_rdata[21]
1 1
.names soc.memory.rdata[22] soc.ram_rdata[22]
1 1
.names soc.memory.rdata[23] soc.ram_rdata[23]
1 1
.names soc.memory.rdata[24] soc.ram_rdata[24]
1 1
.names soc.memory.rdata[25] soc.ram_rdata[25]
1 1
.names soc.memory.rdata[26] soc.ram_rdata[26]
1 1
.names soc.memory.rdata[27] soc.ram_rdata[27]
1 1
.names soc.memory.rdata[28] soc.ram_rdata[28]
1 1
.names soc.memory.rdata[29] soc.ram_rdata[29]
1 1
.names soc.memory.rdata[30] soc.ram_rdata[30]
1 1
.names soc.memory.rdata[31] soc.ram_rdata[31]
1 1
.names resetn soc.resetn
1 1
.names pin_2 soc.ser_rx
1 1
.names pin_1 soc.ser_tx
1 1
.names clk_16mhz soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names pin_1 soc.simpleuart.send_pattern[0]
1 1
.names pin_2 soc.simpleuart.ser_rx
1 1
.names pin_1 soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.names soc.spimemio.rdata[0] soc.spimem_rdata[0]
1 1
.names soc.spimemio.rdata[1] soc.spimem_rdata[1]
1 1
.names soc.spimemio.rdata[2] soc.spimem_rdata[2]
1 1
.names soc.spimemio.rdata[3] soc.spimem_rdata[3]
1 1
.names soc.spimemio.rdata[4] soc.spimem_rdata[4]
1 1
.names soc.spimemio.rdata[5] soc.spimem_rdata[5]
1 1
.names soc.spimemio.rdata[6] soc.spimem_rdata[6]
1 1
.names soc.spimemio.rdata[7] soc.spimem_rdata[7]
1 1
.names soc.spimemio.rdata[8] soc.spimem_rdata[8]
1 1
.names soc.spimemio.rdata[9] soc.spimem_rdata[9]
1 1
.names soc.spimemio.rdata[10] soc.spimem_rdata[10]
1 1
.names soc.spimemio.rdata[11] soc.spimem_rdata[11]
1 1
.names soc.spimemio.rdata[12] soc.spimem_rdata[12]
1 1
.names soc.spimemio.rdata[13] soc.spimem_rdata[13]
1 1
.names soc.spimemio.rdata[14] soc.spimem_rdata[14]
1 1
.names soc.spimemio.rdata[15] soc.spimem_rdata[15]
1 1
.names soc.spimemio.rdata[16] soc.spimem_rdata[16]
1 1
.names soc.spimemio.rdata[17] soc.spimem_rdata[17]
1 1
.names soc.spimemio.rdata[18] soc.spimem_rdata[18]
1 1
.names soc.spimemio.rdata[19] soc.spimem_rdata[19]
1 1
.names soc.spimemio.rdata[20] soc.spimem_rdata[20]
1 1
.names soc.spimemio.rdata[21] soc.spimem_rdata[21]
1 1
.names soc.spimemio.rdata[22] soc.spimem_rdata[22]
1 1
.names soc.spimemio.rdata[23] soc.spimem_rdata[23]
1 1
.names soc.spimemio.rdata[24] soc.spimem_rdata[24]
1 1
.names soc.spimemio.rdata[25] soc.spimem_rdata[25]
1 1
.names soc.spimemio.rdata[26] soc.spimem_rdata[26]
1 1
.names soc.spimemio.rdata[27] soc.spimem_rdata[27]
1 1
.names soc.spimemio.rdata[28] soc.spimem_rdata[28]
1 1
.names soc.spimemio.rdata[29] soc.spimem_rdata[29]
1 1
.names soc.spimemio.rdata[30] soc.spimem_rdata[30]
1 1
.names soc.spimemio.rdata[31] soc.spimem_rdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.spimemio.addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.spimemio.addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.spimemio.addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.spimemio.addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.spimemio.addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.spimemio.addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.spimemio.addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.spimemio.addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.spimemio.addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.spimemio.addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.spimemio.addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.spimemio.addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.spimemio.addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.spimemio.addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.spimemio.addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.spimemio.addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.spimemio.addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.spimemio.addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.spimemio.addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.spimemio.addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.spimemio.addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.spimemio.addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.spimemio.addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.spimemio.addr[23]
1 1
.names soc.cpu.mem_wdata[0] soc.spimemio.cfgreg_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.spimemio.cfgreg_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.spimemio.cfgreg_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.spimemio.cfgreg_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.spimemio.cfgreg_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.spimemio.cfgreg_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.spimemio.cfgreg_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.spimemio.cfgreg_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.spimemio.cfgreg_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.spimemio.cfgreg_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.spimemio.cfgreg_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.spimemio.cfgreg_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.spimemio.cfgreg_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.spimemio.cfgreg_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.spimemio.cfgreg_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.spimemio.cfgreg_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.spimemio.cfgreg_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.spimemio.cfgreg_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.spimemio.cfgreg_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.spimemio.cfgreg_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.spimemio.cfgreg_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.spimemio.cfgreg_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.spimemio.cfgreg_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.spimemio.cfgreg_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.spimemio.cfgreg_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.spimemio.cfgreg_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.spimemio.cfgreg_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.spimemio.cfgreg_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.spimemio.cfgreg_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.spimemio.cfgreg_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.spimemio.cfgreg_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.spimemio.cfgreg_di[31]
1 1
.names flash_io0_di soc.spimemio.cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio.cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio.cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio.cfgreg_do[3]
1 1
.names flash_clk soc.spimemio.cfgreg_do[4]
1 1
.names flash_csb soc.spimemio.cfgreg_do[5]
1 1
.names $false soc.spimemio.cfgreg_do[6]
1 1
.names $false soc.spimemio.cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio.cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio.cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio.cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio.cfgreg_do[11]
1 1
.names $false soc.spimemio.cfgreg_do[12]
1 1
.names $false soc.spimemio.cfgreg_do[13]
1 1
.names $false soc.spimemio.cfgreg_do[14]
1 1
.names $false soc.spimemio.cfgreg_do[15]
1 1
.names clk_16mhz soc.spimemio.clk
1 1
.names soc.spimemio.cfgreg_do[16] soc.spimemio.config_dummy[0]
1 1
.names soc.spimemio.cfgreg_do[17] soc.spimemio.config_dummy[1]
1 1
.names soc.spimemio.cfgreg_do[18] soc.spimemio.config_dummy[2]
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.dout_tag[3]
1 1
.names flash_clk soc.spimemio.flash_clk
1 1
.names flash_csb soc.spimemio.flash_csb
1 1
.names flash_io0_di soc.spimemio.flash_io0_di
1 1
.names flash_io0_do soc.spimemio.flash_io0_do
1 1
.names flash_io0_oe soc.spimemio.flash_io0_oe
1 1
.names flash_io1_di soc.spimemio.flash_io1_di
1 1
.names flash_io1_do soc.spimemio.flash_io1_do
1 1
.names flash_io1_oe soc.spimemio.flash_io1_oe
1 1
.names flash_io2_di soc.spimemio.flash_io2_di
1 1
.names flash_io2_do soc.spimemio.flash_io2_do
1 1
.names flash_io2_oe soc.spimemio.flash_io2_oe
1 1
.names flash_io3_di soc.spimemio.flash_io3_di
1 1
.names flash_io3_do soc.spimemio.flash_io3_do
1 1
.names flash_io3_oe soc.spimemio.flash_io3_oe
1 1
.names resetn soc.spimemio.resetn
1 1
.names clk_16mhz soc.spimemio.xfer.clk
1 1
.names soc.spimemio.din_data[0] soc.spimemio.xfer.din_data[0]
1 1
.names soc.spimemio.din_data[1] soc.spimemio.xfer.din_data[1]
1 1
.names soc.spimemio.din_data[2] soc.spimemio.xfer.din_data[2]
1 1
.names soc.spimemio.din_data[3] soc.spimemio.xfer.din_data[3]
1 1
.names soc.spimemio.din_data[4] soc.spimemio.xfer.din_data[4]
1 1
.names soc.spimemio.din_data[5] soc.spimemio.xfer.din_data[5]
1 1
.names soc.spimemio.din_data[6] soc.spimemio.xfer.din_data[6]
1 1
.names soc.spimemio.din_data[7] soc.spimemio.xfer.din_data[7]
1 1
.names soc.spimemio.din_qspi soc.spimemio.xfer.din_qspi
1 1
.names soc.spimemio.din_rd soc.spimemio.xfer.din_rd
1 1
.names soc.spimemio.din_tag[0] soc.spimemio.xfer.din_tag[0]
1 1
.names soc.spimemio.din_tag[1] soc.spimemio.xfer.din_tag[1]
1 1
.names soc.spimemio.din_tag[2] soc.spimemio.xfer.din_tag[2]
1 1
.names soc.spimemio.din_tag[3] soc.spimemio.xfer.din_tag[3]
1 1
.names soc.spimemio.din_valid soc.spimemio.xfer.din_valid
1 1
.names soc.spimemio.xfer.ibuffer[0] soc.spimemio.xfer.dout_data[0]
1 1
.names soc.spimemio.xfer.ibuffer[1] soc.spimemio.xfer.dout_data[1]
1 1
.names soc.spimemio.xfer.ibuffer[2] soc.spimemio.xfer.dout_data[2]
1 1
.names soc.spimemio.xfer.ibuffer[3] soc.spimemio.xfer.dout_data[3]
1 1
.names soc.spimemio.xfer.ibuffer[4] soc.spimemio.xfer.dout_data[4]
1 1
.names soc.spimemio.xfer.ibuffer[5] soc.spimemio.xfer.dout_data[5]
1 1
.names soc.spimemio.xfer.ibuffer[6] soc.spimemio.xfer.dout_data[6]
1 1
.names soc.spimemio.xfer.ibuffer[7] soc.spimemio.xfer.dout_data[7]
1 1
.names soc.spimemio.xfer.xfer_tag_q[0] soc.spimemio.xfer.dout_tag[0]
1 1
.names soc.spimemio.xfer.xfer_tag_q[1] soc.spimemio.xfer.dout_tag[1]
1 1
.names soc.spimemio.xfer.xfer_tag_q[2] soc.spimemio.xfer.dout_tag[2]
1 1
.names soc.spimemio.xfer.xfer_tag_q[3] soc.spimemio.xfer.dout_tag[3]
1 1
.names flash_io0_di soc.spimemio.xfer.flash_io0_di
1 1
.names flash_io1_di soc.spimemio.xfer.flash_io1_di
1 1
.names flash_io2_di soc.spimemio.xfer.flash_io2_di
1 1
.names flash_io3_di soc.spimemio.xfer.flash_io3_di
1 1
.names soc.spimemio.xfer_resetn soc.spimemio.xfer.resetn
1 1
.names soc.spimemio.xfer.flash_clk soc.spimemio.xfer_clk
1 1
.names soc.spimemio.xfer.flash_csb soc.spimemio.xfer_csb
1 1
.names soc.spimemio.xfer.din_ddr soc.spimemio.xfer_ddr
1 1
.names soc.spimemio.xfer.din_dspi soc.spimemio.xfer_dspi
1 1
.names flash_io0_di soc.spimemio_cfgreg_do[0]
1 1
.names flash_io1_di soc.spimemio_cfgreg_do[1]
1 1
.names flash_io2_di soc.spimemio_cfgreg_do[2]
1 1
.names flash_io3_di soc.spimemio_cfgreg_do[3]
1 1
.names flash_clk soc.spimemio_cfgreg_do[4]
1 1
.names flash_csb soc.spimemio_cfgreg_do[5]
1 1
.names $false soc.spimemio_cfgreg_do[6]
1 1
.names $false soc.spimemio_cfgreg_do[7]
1 1
.names flash_io0_oe soc.spimemio_cfgreg_do[8]
1 1
.names flash_io1_oe soc.spimemio_cfgreg_do[9]
1 1
.names flash_io2_oe soc.spimemio_cfgreg_do[10]
1 1
.names flash_io3_oe soc.spimemio_cfgreg_do[11]
1 1
.end
