// Seed: 39653470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  id_5(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_2), .id_4(), .id_5(1), .id_6(), .id_7(id_1), .id_8(1)
  );
endmodule
