A VHDL implementation of a 32-bit CPU, and a Logisim design of a 16-bit CPU.
