(S (NP (NP (DT A) (JJ multi-bit) (JJ digital) (NN weight) (NN cell)) (PP (IN for) (NP (NN high-performance) (, ,) (JJ inference-only) (JJ non-GPU-like) (JJ neuromorphic) (NNS accelerators)))) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (DT The) (NN cell)) (VP (VBZ is) (VP (VBN designed) (PP (IN with) (S (NP (NP (NN simplicity)) (PP (IN of) (NP (JJ peripheral) (NN circuitry)))) (PP (IN in) (NP (NN mind))))))) (. .))
(S (NP (NP (JJ Non-volatile) (NN storage)) (PP (IN of) (NP (NNS weights))) (SBAR (WHNP (WDT which)) (S (VP (VBZ eliminates) (NP (NP (DT the) (NN need)) (PP (IN for) (NP (NNP DRAM) (NN access)))))))) (VP (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NNP FeFETs))))) (CC and) (VP (VBZ is) (ADJP (RB purely) (JJ digital)))) (. .))
(S (NP (DT The) (NNP Multiply-and-Accumulate) (NN operation)) (VP (VBZ is) (VP (VBN performed) (S (VP (VBG using) (NP (NP (JJ passive) (NNS resistors)) (, ,) (VP (VBN gated) (PP (IN by) (NP (NNP FeFETs))))))))) (. .))
(S (NP (DT The) (VBG resulting) (NN weight) (NN cell)) (VP (VBZ offers) (NP (NP (NP (DT a) (JJ high) (NN degree)) (PP (IN of) (NP (NN linearity)))) (CC and) (NP (DT a) (JJ large) (NNP ON/OFF) (NN ratio)))) (. .))
(S (S (NP (DT The) (JJ key) (NN performance) (NNS tradeoffs)) (VP (VBP are) (VP (VBN investigated)))) (, ,) (CC and) (S (NP (DT the) (NN device) (NNS requirements)) (VP (VBP are) (VP (VBN elucidated)))) (. .))
