|sxrRISC621
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => PC.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => R.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAB.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAX.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => MAeff.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => SR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => TSR.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => SP.OUTPUTSELECT
Resetn_pin => MC.OUTPUTSELECT
Resetn_pin => MC.OUTPUTSELECT
Resetn_pin => MC.OUTPUTSELECT
Resetn_pin => MC.OUTPUTSELECT
Resetn_pin => WR_DM.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TA.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => TB.OUTPUTSELECT
Resetn_pin => AddSubDir.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => DM_in.OUTPUTSELECT
Resetn_pin => Display_pin[7]~reg0.ENA
Resetn_pin => Display_pin[6]~reg0.ENA
Resetn_pin => Display_pin[5]~reg0.ENA
Resetn_pin => Display_pin[4]~reg0.ENA
Resetn_pin => Display_pin[3]~reg0.ENA
Resetn_pin => Display_pin[2]~reg0.ENA
Resetn_pin => Display_pin[1]~reg0.ENA
Resetn_pin => Display_pin[0]~reg0.ENA
Resetn_pin => IR[13].ENA
Resetn_pin => IR[12].ENA
Resetn_pin => IR[11].ENA
Resetn_pin => IR[10].ENA
Resetn_pin => IR[9].ENA
Resetn_pin => IR[8].ENA
Resetn_pin => IR[3].ENA
Resetn_pin => IR[2].ENA
Resetn_pin => IR[1].ENA
Resetn_pin => IR[0].ENA
Resetn_pin => Ri[31].ENA
Resetn_pin => Ri[30].ENA
Resetn_pin => Ri[29].ENA
Resetn_pin => Ri[28].ENA
Resetn_pin => Ri[27].ENA
Resetn_pin => Ri[26].ENA
Resetn_pin => Ri[25].ENA
Resetn_pin => Ri[24].ENA
Resetn_pin => Ri[23].ENA
Resetn_pin => Ri[22].ENA
Resetn_pin => Ri[21].ENA
Resetn_pin => Ri[20].ENA
Resetn_pin => Ri[19].ENA
Resetn_pin => Ri[18].ENA
Resetn_pin => Ri[17].ENA
Resetn_pin => Ri[16].ENA
Resetn_pin => Ri[15].ENA
Resetn_pin => Ri[14].ENA
Resetn_pin => Ri[13].ENA
Resetn_pin => Ri[12].ENA
Resetn_pin => Ri[11].ENA
Resetn_pin => Ri[10].ENA
Resetn_pin => Ri[9].ENA
Resetn_pin => Ri[8].ENA
Resetn_pin => Ri[7].ENA
Resetn_pin => Ri[6].ENA
Resetn_pin => Ri[5].ENA
Resetn_pin => Ri[4].ENA
Resetn_pin => Ri[3].ENA
Resetn_pin => Ri[2].ENA
Resetn_pin => Ri[1].ENA
Resetn_pin => Ri[0].ENA
Resetn_pin => Rj[31].ENA
Resetn_pin => Rj[30].ENA
Resetn_pin => Rj[29].ENA
Resetn_pin => Rj[28].ENA
Resetn_pin => Rj[27].ENA
Resetn_pin => Rj[26].ENA
Resetn_pin => Rj[25].ENA
Resetn_pin => Rj[24].ENA
Resetn_pin => Rj[23].ENA
Resetn_pin => Rj[22].ENA
Resetn_pin => Rj[21].ENA
Resetn_pin => Rj[20].ENA
Resetn_pin => Rj[19].ENA
Resetn_pin => Rj[18].ENA
Resetn_pin => Rj[17].ENA
Resetn_pin => Rj[16].ENA
Resetn_pin => Rj[15].ENA
Resetn_pin => Rj[14].ENA
Resetn_pin => Rj[13].ENA
Resetn_pin => Rj[12].ENA
Resetn_pin => Rj[11].ENA
Resetn_pin => Rj[10].ENA
Resetn_pin => Rj[9].ENA
Resetn_pin => Rj[8].ENA
Resetn_pin => Rj[7].ENA
Resetn_pin => Rj[6].ENA
Resetn_pin => Rj[5].ENA
Resetn_pin => Rj[4].ENA
Resetn_pin => Rj[3].ENA
Resetn_pin => Rj[2].ENA
Resetn_pin => Rj[1].ENA
Resetn_pin => Rj[0].ENA
Resetn_pin => TALUH[13].ENA
Resetn_pin => TALUH[12].ENA
Resetn_pin => TALUH[11].ENA
Resetn_pin => TALUH[10].ENA
Resetn_pin => TALUH[9].ENA
Resetn_pin => TALUH[8].ENA
Resetn_pin => TALUH[7].ENA
Resetn_pin => TALUH[6].ENA
Resetn_pin => TALUH[5].ENA
Resetn_pin => TALUH[4].ENA
Resetn_pin => TALUH[3].ENA
Resetn_pin => TALUH[2].ENA
Resetn_pin => TALUH[1].ENA
Resetn_pin => TALUH[0].ENA
Resetn_pin => TALUL[13].ENA
Resetn_pin => TALUL[12].ENA
Resetn_pin => TALUL[11].ENA
Resetn_pin => TALUL[10].ENA
Resetn_pin => TALUL[9].ENA
Resetn_pin => TALUL[8].ENA
Resetn_pin => TALUL[7].ENA
Resetn_pin => TALUL[6].ENA
Resetn_pin => TALUL[5].ENA
Resetn_pin => TALUL[4].ENA
Resetn_pin => TALUL[3].ENA
Resetn_pin => TALUL[2].ENA
Resetn_pin => TALUL[1].ENA
Resetn_pin => TALUL[0].ENA
Clock_pin => DM_in[0].CLK
Clock_pin => DM_in[1].CLK
Clock_pin => DM_in[2].CLK
Clock_pin => DM_in[3].CLK
Clock_pin => DM_in[4].CLK
Clock_pin => DM_in[5].CLK
Clock_pin => DM_in[6].CLK
Clock_pin => DM_in[7].CLK
Clock_pin => DM_in[8].CLK
Clock_pin => DM_in[9].CLK
Clock_pin => DM_in[10].CLK
Clock_pin => DM_in[11].CLK
Clock_pin => DM_in[12].CLK
Clock_pin => DM_in[13].CLK
Clock_pin => TALUL[0].CLK
Clock_pin => TALUL[1].CLK
Clock_pin => TALUL[2].CLK
Clock_pin => TALUL[3].CLK
Clock_pin => TALUL[4].CLK
Clock_pin => TALUL[5].CLK
Clock_pin => TALUL[6].CLK
Clock_pin => TALUL[7].CLK
Clock_pin => TALUL[8].CLK
Clock_pin => TALUL[9].CLK
Clock_pin => TALUL[10].CLK
Clock_pin => TALUL[11].CLK
Clock_pin => TALUL[12].CLK
Clock_pin => TALUL[13].CLK
Clock_pin => TALUH[0].CLK
Clock_pin => TALUH[1].CLK
Clock_pin => TALUH[2].CLK
Clock_pin => TALUH[3].CLK
Clock_pin => TALUH[4].CLK
Clock_pin => TALUH[5].CLK
Clock_pin => TALUH[6].CLK
Clock_pin => TALUH[7].CLK
Clock_pin => TALUH[8].CLK
Clock_pin => TALUH[9].CLK
Clock_pin => TALUH[10].CLK
Clock_pin => TALUH[11].CLK
Clock_pin => TALUH[12].CLK
Clock_pin => TALUH[13].CLK
Clock_pin => AddSubDir.CLK
Clock_pin => TB[0].CLK
Clock_pin => TB[1].CLK
Clock_pin => TB[2].CLK
Clock_pin => TB[3].CLK
Clock_pin => TB[4].CLK
Clock_pin => TB[5].CLK
Clock_pin => TB[6].CLK
Clock_pin => TB[7].CLK
Clock_pin => TB[8].CLK
Clock_pin => TB[9].CLK
Clock_pin => TB[10].CLK
Clock_pin => TB[11].CLK
Clock_pin => TB[12].CLK
Clock_pin => TB[13].CLK
Clock_pin => TA[0].CLK
Clock_pin => TA[1].CLK
Clock_pin => TA[2].CLK
Clock_pin => TA[3].CLK
Clock_pin => TA[4].CLK
Clock_pin => TA[5].CLK
Clock_pin => TA[6].CLK
Clock_pin => TA[7].CLK
Clock_pin => TA[8].CLK
Clock_pin => TA[9].CLK
Clock_pin => TA[10].CLK
Clock_pin => TA[11].CLK
Clock_pin => TA[12].CLK
Clock_pin => TA[13].CLK
Clock_pin => WR_DM.CLK
Clock_pin => Rj[0].CLK
Clock_pin => Rj[1].CLK
Clock_pin => Rj[2].CLK
Clock_pin => Rj[3].CLK
Clock_pin => Rj[4].CLK
Clock_pin => Rj[5].CLK
Clock_pin => Rj[6].CLK
Clock_pin => Rj[7].CLK
Clock_pin => Rj[8].CLK
Clock_pin => Rj[9].CLK
Clock_pin => Rj[10].CLK
Clock_pin => Rj[11].CLK
Clock_pin => Rj[12].CLK
Clock_pin => Rj[13].CLK
Clock_pin => Rj[14].CLK
Clock_pin => Rj[15].CLK
Clock_pin => Rj[16].CLK
Clock_pin => Rj[17].CLK
Clock_pin => Rj[18].CLK
Clock_pin => Rj[19].CLK
Clock_pin => Rj[20].CLK
Clock_pin => Rj[21].CLK
Clock_pin => Rj[22].CLK
Clock_pin => Rj[23].CLK
Clock_pin => Rj[24].CLK
Clock_pin => Rj[25].CLK
Clock_pin => Rj[26].CLK
Clock_pin => Rj[27].CLK
Clock_pin => Rj[28].CLK
Clock_pin => Rj[29].CLK
Clock_pin => Rj[30].CLK
Clock_pin => Rj[31].CLK
Clock_pin => Ri[0].CLK
Clock_pin => Ri[1].CLK
Clock_pin => Ri[2].CLK
Clock_pin => Ri[3].CLK
Clock_pin => Ri[4].CLK
Clock_pin => Ri[5].CLK
Clock_pin => Ri[6].CLK
Clock_pin => Ri[7].CLK
Clock_pin => Ri[8].CLK
Clock_pin => Ri[9].CLK
Clock_pin => Ri[10].CLK
Clock_pin => Ri[11].CLK
Clock_pin => Ri[12].CLK
Clock_pin => Ri[13].CLK
Clock_pin => Ri[14].CLK
Clock_pin => Ri[15].CLK
Clock_pin => Ri[16].CLK
Clock_pin => Ri[17].CLK
Clock_pin => Ri[18].CLK
Clock_pin => Ri[19].CLK
Clock_pin => Ri[20].CLK
Clock_pin => Ri[21].CLK
Clock_pin => Ri[22].CLK
Clock_pin => Ri[23].CLK
Clock_pin => Ri[24].CLK
Clock_pin => Ri[25].CLK
Clock_pin => Ri[26].CLK
Clock_pin => Ri[27].CLK
Clock_pin => Ri[28].CLK
Clock_pin => Ri[29].CLK
Clock_pin => Ri[30].CLK
Clock_pin => Ri[31].CLK
Clock_pin => IR[0].CLK
Clock_pin => IR[1].CLK
Clock_pin => IR[2].CLK
Clock_pin => IR[3].CLK
Clock_pin => IR[8].CLK
Clock_pin => IR[9].CLK
Clock_pin => IR[10].CLK
Clock_pin => IR[11].CLK
Clock_pin => IR[12].CLK
Clock_pin => IR[13].CLK
Clock_pin => Display_pin[0]~reg0.CLK
Clock_pin => Display_pin[1]~reg0.CLK
Clock_pin => Display_pin[2]~reg0.CLK
Clock_pin => Display_pin[3]~reg0.CLK
Clock_pin => Display_pin[4]~reg0.CLK
Clock_pin => Display_pin[5]~reg0.CLK
Clock_pin => Display_pin[6]~reg0.CLK
Clock_pin => Display_pin[7]~reg0.CLK
Clock_pin => SP[0].CLK
Clock_pin => SP[1].CLK
Clock_pin => SP[2].CLK
Clock_pin => SP[3].CLK
Clock_pin => SP[4].CLK
Clock_pin => SP[5].CLK
Clock_pin => SP[6].CLK
Clock_pin => SP[7].CLK
Clock_pin => SP[8].CLK
Clock_pin => SP[9].CLK
Clock_pin => SP[10].CLK
Clock_pin => SP[11].CLK
Clock_pin => SP[12].CLK
Clock_pin => SP[13].CLK
Clock_pin => TSR[0].CLK
Clock_pin => TSR[1].CLK
Clock_pin => TSR[2].CLK
Clock_pin => TSR[3].CLK
Clock_pin => TSR[4].CLK
Clock_pin => TSR[5].CLK
Clock_pin => TSR[6].CLK
Clock_pin => TSR[7].CLK
Clock_pin => TSR[8].CLK
Clock_pin => TSR[9].CLK
Clock_pin => TSR[10].CLK
Clock_pin => TSR[11].CLK
Clock_pin => SR[0].CLK
Clock_pin => SR[1].CLK
Clock_pin => SR[2].CLK
Clock_pin => SR[3].CLK
Clock_pin => SR[4].CLK
Clock_pin => SR[5].CLK
Clock_pin => SR[6].CLK
Clock_pin => SR[7].CLK
Clock_pin => SR[8].CLK
Clock_pin => SR[9].CLK
Clock_pin => SR[10].CLK
Clock_pin => SR[11].CLK
Clock_pin => MAeff[0].CLK
Clock_pin => MAeff[1].CLK
Clock_pin => MAeff[2].CLK
Clock_pin => MAeff[3].CLK
Clock_pin => MAeff[4].CLK
Clock_pin => MAeff[5].CLK
Clock_pin => MAeff[6].CLK
Clock_pin => MAeff[7].CLK
Clock_pin => MAeff[8].CLK
Clock_pin => MAeff[9].CLK
Clock_pin => MAeff[10].CLK
Clock_pin => MAeff[11].CLK
Clock_pin => MAeff[12].CLK
Clock_pin => MAeff[13].CLK
Clock_pin => MAX[0].CLK
Clock_pin => MAX[1].CLK
Clock_pin => MAX[2].CLK
Clock_pin => MAX[3].CLK
Clock_pin => MAX[4].CLK
Clock_pin => MAX[5].CLK
Clock_pin => MAX[6].CLK
Clock_pin => MAX[7].CLK
Clock_pin => MAX[8].CLK
Clock_pin => MAX[9].CLK
Clock_pin => MAX[10].CLK
Clock_pin => MAX[11].CLK
Clock_pin => MAX[12].CLK
Clock_pin => MAX[13].CLK
Clock_pin => MAB[0].CLK
Clock_pin => MAB[1].CLK
Clock_pin => MAB[2].CLK
Clock_pin => MAB[3].CLK
Clock_pin => MAB[4].CLK
Clock_pin => MAB[5].CLK
Clock_pin => MAB[6].CLK
Clock_pin => MAB[7].CLK
Clock_pin => MAB[8].CLK
Clock_pin => MAB[9].CLK
Clock_pin => MAB[10].CLK
Clock_pin => MAB[11].CLK
Clock_pin => MAB[12].CLK
Clock_pin => MAB[13].CLK
Clock_pin => R[0][0].CLK
Clock_pin => R[0][1].CLK
Clock_pin => R[0][2].CLK
Clock_pin => R[0][3].CLK
Clock_pin => R[0][4].CLK
Clock_pin => R[0][5].CLK
Clock_pin => R[0][6].CLK
Clock_pin => R[0][7].CLK
Clock_pin => R[0][8].CLK
Clock_pin => R[0][9].CLK
Clock_pin => R[0][10].CLK
Clock_pin => R[0][11].CLK
Clock_pin => R[0][12].CLK
Clock_pin => R[0][13].CLK
Clock_pin => R[1][0].CLK
Clock_pin => R[1][1].CLK
Clock_pin => R[1][2].CLK
Clock_pin => R[1][3].CLK
Clock_pin => R[1][4].CLK
Clock_pin => R[1][5].CLK
Clock_pin => R[1][6].CLK
Clock_pin => R[1][7].CLK
Clock_pin => R[1][8].CLK
Clock_pin => R[1][9].CLK
Clock_pin => R[1][10].CLK
Clock_pin => R[1][11].CLK
Clock_pin => R[1][12].CLK
Clock_pin => R[1][13].CLK
Clock_pin => R[2][0].CLK
Clock_pin => R[2][1].CLK
Clock_pin => R[2][2].CLK
Clock_pin => R[2][3].CLK
Clock_pin => R[2][4].CLK
Clock_pin => R[2][5].CLK
Clock_pin => R[2][6].CLK
Clock_pin => R[2][7].CLK
Clock_pin => R[2][8].CLK
Clock_pin => R[2][9].CLK
Clock_pin => R[2][10].CLK
Clock_pin => R[2][11].CLK
Clock_pin => R[2][12].CLK
Clock_pin => R[2][13].CLK
Clock_pin => R[3][0].CLK
Clock_pin => R[3][1].CLK
Clock_pin => R[3][2].CLK
Clock_pin => R[3][3].CLK
Clock_pin => R[3][4].CLK
Clock_pin => R[3][5].CLK
Clock_pin => R[3][6].CLK
Clock_pin => R[3][7].CLK
Clock_pin => R[3][8].CLK
Clock_pin => R[3][9].CLK
Clock_pin => R[3][10].CLK
Clock_pin => R[3][11].CLK
Clock_pin => R[3][12].CLK
Clock_pin => R[3][13].CLK
Clock_pin => R[4][0].CLK
Clock_pin => R[4][1].CLK
Clock_pin => R[4][2].CLK
Clock_pin => R[4][3].CLK
Clock_pin => R[4][4].CLK
Clock_pin => R[4][5].CLK
Clock_pin => R[4][6].CLK
Clock_pin => R[4][7].CLK
Clock_pin => R[4][8].CLK
Clock_pin => R[4][9].CLK
Clock_pin => R[4][10].CLK
Clock_pin => R[4][11].CLK
Clock_pin => R[4][12].CLK
Clock_pin => R[4][13].CLK
Clock_pin => R[5][0].CLK
Clock_pin => R[5][1].CLK
Clock_pin => R[5][2].CLK
Clock_pin => R[5][3].CLK
Clock_pin => R[5][4].CLK
Clock_pin => R[5][5].CLK
Clock_pin => R[5][6].CLK
Clock_pin => R[5][7].CLK
Clock_pin => R[5][8].CLK
Clock_pin => R[5][9].CLK
Clock_pin => R[5][10].CLK
Clock_pin => R[5][11].CLK
Clock_pin => R[5][12].CLK
Clock_pin => R[5][13].CLK
Clock_pin => R[6][0].CLK
Clock_pin => R[6][1].CLK
Clock_pin => R[6][2].CLK
Clock_pin => R[6][3].CLK
Clock_pin => R[6][4].CLK
Clock_pin => R[6][5].CLK
Clock_pin => R[6][6].CLK
Clock_pin => R[6][7].CLK
Clock_pin => R[6][8].CLK
Clock_pin => R[6][9].CLK
Clock_pin => R[6][10].CLK
Clock_pin => R[6][11].CLK
Clock_pin => R[6][12].CLK
Clock_pin => R[6][13].CLK
Clock_pin => R[7][0].CLK
Clock_pin => R[7][1].CLK
Clock_pin => R[7][2].CLK
Clock_pin => R[7][3].CLK
Clock_pin => R[7][4].CLK
Clock_pin => R[7][5].CLK
Clock_pin => R[7][6].CLK
Clock_pin => R[7][7].CLK
Clock_pin => R[7][8].CLK
Clock_pin => R[7][9].CLK
Clock_pin => R[7][10].CLK
Clock_pin => R[7][11].CLK
Clock_pin => R[7][12].CLK
Clock_pin => R[7][13].CLK
Clock_pin => R[8][0].CLK
Clock_pin => R[8][1].CLK
Clock_pin => R[8][2].CLK
Clock_pin => R[8][3].CLK
Clock_pin => R[8][4].CLK
Clock_pin => R[8][5].CLK
Clock_pin => R[8][6].CLK
Clock_pin => R[8][7].CLK
Clock_pin => R[8][8].CLK
Clock_pin => R[8][9].CLK
Clock_pin => R[8][10].CLK
Clock_pin => R[8][11].CLK
Clock_pin => R[8][12].CLK
Clock_pin => R[8][13].CLK
Clock_pin => R[9][0].CLK
Clock_pin => R[9][1].CLK
Clock_pin => R[9][2].CLK
Clock_pin => R[9][3].CLK
Clock_pin => R[9][4].CLK
Clock_pin => R[9][5].CLK
Clock_pin => R[9][6].CLK
Clock_pin => R[9][7].CLK
Clock_pin => R[9][8].CLK
Clock_pin => R[9][9].CLK
Clock_pin => R[9][10].CLK
Clock_pin => R[9][11].CLK
Clock_pin => R[9][12].CLK
Clock_pin => R[9][13].CLK
Clock_pin => R[10][0].CLK
Clock_pin => R[10][1].CLK
Clock_pin => R[10][2].CLK
Clock_pin => R[10][3].CLK
Clock_pin => R[10][4].CLK
Clock_pin => R[10][5].CLK
Clock_pin => R[10][6].CLK
Clock_pin => R[10][7].CLK
Clock_pin => R[10][8].CLK
Clock_pin => R[10][9].CLK
Clock_pin => R[10][10].CLK
Clock_pin => R[10][11].CLK
Clock_pin => R[10][12].CLK
Clock_pin => R[10][13].CLK
Clock_pin => R[11][0].CLK
Clock_pin => R[11][1].CLK
Clock_pin => R[11][2].CLK
Clock_pin => R[11][3].CLK
Clock_pin => R[11][4].CLK
Clock_pin => R[11][5].CLK
Clock_pin => R[11][6].CLK
Clock_pin => R[11][7].CLK
Clock_pin => R[11][8].CLK
Clock_pin => R[11][9].CLK
Clock_pin => R[11][10].CLK
Clock_pin => R[11][11].CLK
Clock_pin => R[11][12].CLK
Clock_pin => R[11][13].CLK
Clock_pin => R[12][0].CLK
Clock_pin => R[12][1].CLK
Clock_pin => R[12][2].CLK
Clock_pin => R[12][3].CLK
Clock_pin => R[12][4].CLK
Clock_pin => R[12][5].CLK
Clock_pin => R[12][6].CLK
Clock_pin => R[12][7].CLK
Clock_pin => R[12][8].CLK
Clock_pin => R[12][9].CLK
Clock_pin => R[12][10].CLK
Clock_pin => R[12][11].CLK
Clock_pin => R[12][12].CLK
Clock_pin => R[12][13].CLK
Clock_pin => R[13][0].CLK
Clock_pin => R[13][1].CLK
Clock_pin => R[13][2].CLK
Clock_pin => R[13][3].CLK
Clock_pin => R[13][4].CLK
Clock_pin => R[13][5].CLK
Clock_pin => R[13][6].CLK
Clock_pin => R[13][7].CLK
Clock_pin => R[13][8].CLK
Clock_pin => R[13][9].CLK
Clock_pin => R[13][10].CLK
Clock_pin => R[13][11].CLK
Clock_pin => R[13][12].CLK
Clock_pin => R[13][13].CLK
Clock_pin => R[14][0].CLK
Clock_pin => R[14][1].CLK
Clock_pin => R[14][2].CLK
Clock_pin => R[14][3].CLK
Clock_pin => R[14][4].CLK
Clock_pin => R[14][5].CLK
Clock_pin => R[14][6].CLK
Clock_pin => R[14][7].CLK
Clock_pin => R[14][8].CLK
Clock_pin => R[14][9].CLK
Clock_pin => R[14][10].CLK
Clock_pin => R[14][11].CLK
Clock_pin => R[14][12].CLK
Clock_pin => R[14][13].CLK
Clock_pin => R[15][0].CLK
Clock_pin => R[15][1].CLK
Clock_pin => R[15][2].CLK
Clock_pin => R[15][3].CLK
Clock_pin => R[15][4].CLK
Clock_pin => R[15][5].CLK
Clock_pin => R[15][6].CLK
Clock_pin => R[15][7].CLK
Clock_pin => R[15][8].CLK
Clock_pin => R[15][9].CLK
Clock_pin => R[15][10].CLK
Clock_pin => R[15][11].CLK
Clock_pin => R[15][12].CLK
Clock_pin => R[15][13].CLK
Clock_pin => PC[0].CLK
Clock_pin => PC[1].CLK
Clock_pin => PC[2].CLK
Clock_pin => PC[3].CLK
Clock_pin => PC[4].CLK
Clock_pin => PC[5].CLK
Clock_pin => PC[6].CLK
Clock_pin => PC[7].CLK
Clock_pin => PC[8].CLK
Clock_pin => PC[9].CLK
Clock_pin => PC[10].CLK
Clock_pin => PC[11].CLK
Clock_pin => PC[12].CLK
Clock_pin => PC[13].CLK
Clock_pin => MC~1.DATAIN
Clock_pin => Clock_not.IN2
SW_pin[0] => ~NO_FANOUT~
SW_pin[1] => ~NO_FANOUT~
SW_pin[2] => ~NO_FANOUT~
SW_pin[3] => ~NO_FANOUT~
SW_pin[4] => ~NO_FANOUT~
Display_pin[0] <= Display_pin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[1] <= Display_pin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[2] <= Display_pin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[3] <= Display_pin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[4] <= Display_pin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[5] <= Display_pin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[6] <= Display_pin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Display_pin[7] <= Display_pin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_rom:my_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qhg1:auto_generated.address_a[0]
address_a[1] => altsyncram_qhg1:auto_generated.address_a[1]
address_a[2] => altsyncram_qhg1:auto_generated.address_a[2]
address_a[3] => altsyncram_qhg1:auto_generated.address_a[3]
address_a[4] => altsyncram_qhg1:auto_generated.address_a[4]
address_a[5] => altsyncram_qhg1:auto_generated.address_a[5]
address_a[6] => altsyncram_qhg1:auto_generated.address_a[6]
address_a[7] => altsyncram_qhg1:auto_generated.address_a[7]
address_a[8] => altsyncram_qhg1:auto_generated.address_a[8]
address_a[9] => altsyncram_qhg1:auto_generated.address_a[9]
address_a[10] => altsyncram_qhg1:auto_generated.address_a[10]
address_a[11] => altsyncram_qhg1:auto_generated.address_a[11]
address_a[12] => altsyncram_qhg1:auto_generated.address_a[12]
address_a[13] => altsyncram_qhg1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qhg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qhg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qhg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qhg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qhg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qhg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qhg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qhg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qhg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qhg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qhg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qhg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qhg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qhg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qhg1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
q_a[3] <= mux_2hb:mux2.result[3]
q_a[4] <= mux_2hb:mux2.result[4]
q_a[5] <= mux_2hb:mux2.result[5]
q_a[6] <= mux_2hb:mux2.result[6]
q_a[7] <= mux_2hb:mux2.result[7]
q_a[8] <= mux_2hb:mux2.result[8]
q_a[9] <= mux_2hb:mux2.result[9]
q_a[10] <= mux_2hb:mux2.result[10]
q_a[11] <= mux_2hb:mux2.result[11]
q_a[12] <= mux_2hb:mux2.result[12]
q_a[13] <= mux_2hb:mux2.result[13]


|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_rom:my_rom|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|sxrRISC621|sxrRISC621_ram:my_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component
wren_a => altsyncram_cap1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cap1:auto_generated.data_a[0]
data_a[1] => altsyncram_cap1:auto_generated.data_a[1]
data_a[2] => altsyncram_cap1:auto_generated.data_a[2]
data_a[3] => altsyncram_cap1:auto_generated.data_a[3]
data_a[4] => altsyncram_cap1:auto_generated.data_a[4]
data_a[5] => altsyncram_cap1:auto_generated.data_a[5]
data_a[6] => altsyncram_cap1:auto_generated.data_a[6]
data_a[7] => altsyncram_cap1:auto_generated.data_a[7]
data_a[8] => altsyncram_cap1:auto_generated.data_a[8]
data_a[9] => altsyncram_cap1:auto_generated.data_a[9]
data_a[10] => altsyncram_cap1:auto_generated.data_a[10]
data_a[11] => altsyncram_cap1:auto_generated.data_a[11]
data_a[12] => altsyncram_cap1:auto_generated.data_a[12]
data_a[13] => altsyncram_cap1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cap1:auto_generated.address_a[0]
address_a[1] => altsyncram_cap1:auto_generated.address_a[1]
address_a[2] => altsyncram_cap1:auto_generated.address_a[2]
address_a[3] => altsyncram_cap1:auto_generated.address_a[3]
address_a[4] => altsyncram_cap1:auto_generated.address_a[4]
address_a[5] => altsyncram_cap1:auto_generated.address_a[5]
address_a[6] => altsyncram_cap1:auto_generated.address_a[6]
address_a[7] => altsyncram_cap1:auto_generated.address_a[7]
address_a[8] => altsyncram_cap1:auto_generated.address_a[8]
address_a[9] => altsyncram_cap1:auto_generated.address_a[9]
address_a[10] => altsyncram_cap1:auto_generated.address_a[10]
address_a[11] => altsyncram_cap1:auto_generated.address_a[11]
address_a[12] => altsyncram_cap1:auto_generated.address_a[12]
address_a[13] => altsyncram_cap1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cap1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cap1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cap1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cap1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cap1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cap1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cap1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cap1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cap1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cap1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cap1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cap1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cap1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cap1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cap1:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_cap1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode3.data[0]
address_a[13] => decode_u0a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a15.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a16.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a17.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a18.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a19.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a20.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a21.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a22.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a23.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a24.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a25.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a26.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a27.PORTADATAIN
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
q_a[3] <= mux_2hb:mux2.result[3]
q_a[4] <= mux_2hb:mux2.result[4]
q_a[5] <= mux_2hb:mux2.result[5]
q_a[6] <= mux_2hb:mux2.result[6]
q_a[7] <= mux_2hb:mux2.result[7]
q_a[8] <= mux_2hb:mux2.result[8]
q_a[9] <= mux_2hb:mux2.result[9]
q_a[10] <= mux_2hb:mux2.result[10]
q_a[11] <= mux_2hb:mux2.result[11]
q_a[12] <= mux_2hb:mux2.result[12]
q_a[13] <= mux_2hb:mux2.result[13]
wren_a => decode_5la:decode3.enable


|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_cap1:auto_generated|decode_5la:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_cap1:auto_generated|decode_u0a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_ram:my_ram|altsyncram:altsyncram_component|altsyncram_cap1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w0_n0_mux_dataout.IN1
data[15] => l1_w1_n0_mux_dataout.IN1
data[16] => l1_w2_n0_mux_dataout.IN1
data[17] => l1_w3_n0_mux_dataout.IN1
data[18] => l1_w4_n0_mux_dataout.IN1
data[19] => l1_w5_n0_mux_dataout.IN1
data[20] => l1_w6_n0_mux_dataout.IN1
data[21] => l1_w7_n0_mux_dataout.IN1
data[22] => l1_w8_n0_mux_dataout.IN1
data[23] => l1_w9_n0_mux_dataout.IN1
data[24] => l1_w10_n0_mux_dataout.IN1
data[25] => l1_w11_n0_mux_dataout.IN1
data[26] => l1_w12_n0_mux_dataout.IN1
data[27] => l1_w13_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|sxrRISC621|sxrRISC621_mult:my_mult
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result


|sxrRISC621|sxrRISC621_mult:my_mult|lpm_mult:lpm_mult_component
dataa[0] => mult_81n:auto_generated.dataa[0]
dataa[1] => mult_81n:auto_generated.dataa[1]
dataa[2] => mult_81n:auto_generated.dataa[2]
dataa[3] => mult_81n:auto_generated.dataa[3]
dataa[4] => mult_81n:auto_generated.dataa[4]
dataa[5] => mult_81n:auto_generated.dataa[5]
dataa[6] => mult_81n:auto_generated.dataa[6]
dataa[7] => mult_81n:auto_generated.dataa[7]
dataa[8] => mult_81n:auto_generated.dataa[8]
dataa[9] => mult_81n:auto_generated.dataa[9]
dataa[10] => mult_81n:auto_generated.dataa[10]
dataa[11] => mult_81n:auto_generated.dataa[11]
dataa[12] => mult_81n:auto_generated.dataa[12]
dataa[13] => mult_81n:auto_generated.dataa[13]
datab[0] => mult_81n:auto_generated.datab[0]
datab[1] => mult_81n:auto_generated.datab[1]
datab[2] => mult_81n:auto_generated.datab[2]
datab[3] => mult_81n:auto_generated.datab[3]
datab[4] => mult_81n:auto_generated.datab[4]
datab[5] => mult_81n:auto_generated.datab[5]
datab[6] => mult_81n:auto_generated.datab[6]
datab[7] => mult_81n:auto_generated.datab[7]
datab[8] => mult_81n:auto_generated.datab[8]
datab[9] => mult_81n:auto_generated.datab[9]
datab[10] => mult_81n:auto_generated.datab[10]
datab[11] => mult_81n:auto_generated.datab[11]
datab[12] => mult_81n:auto_generated.datab[12]
datab[13] => mult_81n:auto_generated.datab[13]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_81n:auto_generated.result[0]
result[1] <= mult_81n:auto_generated.result[1]
result[2] <= mult_81n:auto_generated.result[2]
result[3] <= mult_81n:auto_generated.result[3]
result[4] <= mult_81n:auto_generated.result[4]
result[5] <= mult_81n:auto_generated.result[5]
result[6] <= mult_81n:auto_generated.result[6]
result[7] <= mult_81n:auto_generated.result[7]
result[8] <= mult_81n:auto_generated.result[8]
result[9] <= mult_81n:auto_generated.result[9]
result[10] <= mult_81n:auto_generated.result[10]
result[11] <= mult_81n:auto_generated.result[11]
result[12] <= mult_81n:auto_generated.result[12]
result[13] <= mult_81n:auto_generated.result[13]
result[14] <= mult_81n:auto_generated.result[14]
result[15] <= mult_81n:auto_generated.result[15]
result[16] <= mult_81n:auto_generated.result[16]
result[17] <= mult_81n:auto_generated.result[17]
result[18] <= mult_81n:auto_generated.result[18]
result[19] <= mult_81n:auto_generated.result[19]
result[20] <= mult_81n:auto_generated.result[20]
result[21] <= mult_81n:auto_generated.result[21]
result[22] <= mult_81n:auto_generated.result[22]
result[23] <= mult_81n:auto_generated.result[23]
result[24] <= mult_81n:auto_generated.result[24]
result[25] <= mult_81n:auto_generated.result[25]
result[26] <= mult_81n:auto_generated.result[26]
result[27] <= mult_81n:auto_generated.result[27]


|sxrRISC621|sxrRISC621_mult:my_mult|lpm_mult:lpm_mult_component|mult_81n:auto_generated
dataa[0] => Mult0.IN13
dataa[1] => Mult0.IN12
dataa[2] => Mult0.IN11
dataa[3] => Mult0.IN10
dataa[4] => Mult0.IN9
dataa[5] => Mult0.IN8
dataa[6] => Mult0.IN7
dataa[7] => Mult0.IN6
dataa[8] => Mult0.IN5
dataa[9] => Mult0.IN4
dataa[10] => Mult0.IN3
dataa[11] => Mult0.IN2
dataa[12] => Mult0.IN1
dataa[13] => Mult0.IN0
datab[0] => Mult0.IN27
datab[1] => Mult0.IN26
datab[2] => Mult0.IN25
datab[3] => Mult0.IN24
datab[4] => Mult0.IN23
datab[5] => Mult0.IN22
datab[6] => Mult0.IN21
datab[7] => Mult0.IN20
datab[8] => Mult0.IN19
datab[9] => Mult0.IN18
datab[10] => Mult0.IN17
datab[11] => Mult0.IN16
datab[12] => Mult0.IN15
datab[13] => Mult0.IN14
result[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_div:my_div
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_j5s:auto_generated.numer[0]
numer[1] => lpm_divide_j5s:auto_generated.numer[1]
numer[2] => lpm_divide_j5s:auto_generated.numer[2]
numer[3] => lpm_divide_j5s:auto_generated.numer[3]
numer[4] => lpm_divide_j5s:auto_generated.numer[4]
numer[5] => lpm_divide_j5s:auto_generated.numer[5]
numer[6] => lpm_divide_j5s:auto_generated.numer[6]
numer[7] => lpm_divide_j5s:auto_generated.numer[7]
numer[8] => lpm_divide_j5s:auto_generated.numer[8]
numer[9] => lpm_divide_j5s:auto_generated.numer[9]
numer[10] => lpm_divide_j5s:auto_generated.numer[10]
numer[11] => lpm_divide_j5s:auto_generated.numer[11]
numer[12] => lpm_divide_j5s:auto_generated.numer[12]
numer[13] => lpm_divide_j5s:auto_generated.numer[13]
denom[0] => lpm_divide_j5s:auto_generated.denom[0]
denom[1] => lpm_divide_j5s:auto_generated.denom[1]
denom[2] => lpm_divide_j5s:auto_generated.denom[2]
denom[3] => lpm_divide_j5s:auto_generated.denom[3]
denom[4] => lpm_divide_j5s:auto_generated.denom[4]
denom[5] => lpm_divide_j5s:auto_generated.denom[5]
denom[6] => lpm_divide_j5s:auto_generated.denom[6]
denom[7] => lpm_divide_j5s:auto_generated.denom[7]
denom[8] => lpm_divide_j5s:auto_generated.denom[8]
denom[9] => lpm_divide_j5s:auto_generated.denom[9]
denom[10] => lpm_divide_j5s:auto_generated.denom[10]
denom[11] => lpm_divide_j5s:auto_generated.denom[11]
denom[12] => lpm_divide_j5s:auto_generated.denom[12]
denom[13] => lpm_divide_j5s:auto_generated.denom[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_j5s:auto_generated.quotient[0]
quotient[1] <= lpm_divide_j5s:auto_generated.quotient[1]
quotient[2] <= lpm_divide_j5s:auto_generated.quotient[2]
quotient[3] <= lpm_divide_j5s:auto_generated.quotient[3]
quotient[4] <= lpm_divide_j5s:auto_generated.quotient[4]
quotient[5] <= lpm_divide_j5s:auto_generated.quotient[5]
quotient[6] <= lpm_divide_j5s:auto_generated.quotient[6]
quotient[7] <= lpm_divide_j5s:auto_generated.quotient[7]
quotient[8] <= lpm_divide_j5s:auto_generated.quotient[8]
quotient[9] <= lpm_divide_j5s:auto_generated.quotient[9]
quotient[10] <= lpm_divide_j5s:auto_generated.quotient[10]
quotient[11] <= lpm_divide_j5s:auto_generated.quotient[11]
quotient[12] <= lpm_divide_j5s:auto_generated.quotient[12]
quotient[13] <= lpm_divide_j5s:auto_generated.quotient[13]
remain[0] <= lpm_divide_j5s:auto_generated.remain[0]
remain[1] <= lpm_divide_j5s:auto_generated.remain[1]
remain[2] <= lpm_divide_j5s:auto_generated.remain[2]
remain[3] <= lpm_divide_j5s:auto_generated.remain[3]
remain[4] <= lpm_divide_j5s:auto_generated.remain[4]
remain[5] <= lpm_divide_j5s:auto_generated.remain[5]
remain[6] <= lpm_divide_j5s:auto_generated.remain[6]
remain[7] <= lpm_divide_j5s:auto_generated.remain[7]
remain[8] <= lpm_divide_j5s:auto_generated.remain[8]
remain[9] <= lpm_divide_j5s:auto_generated.remain[9]
remain[10] <= lpm_divide_j5s:auto_generated.remain[10]
remain[11] <= lpm_divide_j5s:auto_generated.remain[11]
remain[12] <= lpm_divide_j5s:auto_generated.remain[12]
remain[13] <= lpm_divide_j5s:auto_generated.remain[13]


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_j5s:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => abs_divider_4dg:divider.denominator[0]
denom[1] => abs_divider_4dg:divider.denominator[1]
denom[2] => abs_divider_4dg:divider.denominator[2]
denom[3] => abs_divider_4dg:divider.denominator[3]
denom[4] => abs_divider_4dg:divider.denominator[4]
denom[5] => abs_divider_4dg:divider.denominator[5]
denom[6] => abs_divider_4dg:divider.denominator[6]
denom[7] => abs_divider_4dg:divider.denominator[7]
denom[8] => abs_divider_4dg:divider.denominator[8]
denom[9] => abs_divider_4dg:divider.denominator[9]
denom[10] => abs_divider_4dg:divider.denominator[10]
denom[11] => abs_divider_4dg:divider.denominator[11]
denom[12] => abs_divider_4dg:divider.denominator[12]
denom[13] => abs_divider_4dg:divider.denominator[13]
numer[0] => abs_divider_4dg:divider.numerator[0]
numer[1] => abs_divider_4dg:divider.numerator[1]
numer[2] => abs_divider_4dg:divider.numerator[2]
numer[3] => abs_divider_4dg:divider.numerator[3]
numer[4] => abs_divider_4dg:divider.numerator[4]
numer[5] => abs_divider_4dg:divider.numerator[5]
numer[6] => abs_divider_4dg:divider.numerator[6]
numer[7] => abs_divider_4dg:divider.numerator[7]
numer[8] => abs_divider_4dg:divider.numerator[8]
numer[9] => abs_divider_4dg:divider.numerator[9]
numer[10] => abs_divider_4dg:divider.numerator[10]
numer[11] => abs_divider_4dg:divider.numerator[11]
numer[12] => abs_divider_4dg:divider.numerator[12]
numer[13] => abs_divider_4dg:divider.numerator[13]
quotient[0] <= abs_divider_4dg:divider.quotient[0]
quotient[1] <= abs_divider_4dg:divider.quotient[1]
quotient[2] <= abs_divider_4dg:divider.quotient[2]
quotient[3] <= abs_divider_4dg:divider.quotient[3]
quotient[4] <= abs_divider_4dg:divider.quotient[4]
quotient[5] <= abs_divider_4dg:divider.quotient[5]
quotient[6] <= abs_divider_4dg:divider.quotient[6]
quotient[7] <= abs_divider_4dg:divider.quotient[7]
quotient[8] <= abs_divider_4dg:divider.quotient[8]
quotient[9] <= abs_divider_4dg:divider.quotient[9]
quotient[10] <= abs_divider_4dg:divider.quotient[10]
quotient[11] <= abs_divider_4dg:divider.quotient[11]
quotient[12] <= abs_divider_4dg:divider.quotient[12]
quotient[13] <= abs_divider_4dg:divider.quotient[13]
remain[0] <= abs_divider_4dg:divider.remainder[0]
remain[1] <= abs_divider_4dg:divider.remainder[1]
remain[2] <= abs_divider_4dg:divider.remainder[2]
remain[3] <= abs_divider_4dg:divider.remainder[3]
remain[4] <= abs_divider_4dg:divider.remainder[4]
remain[5] <= abs_divider_4dg:divider.remainder[5]
remain[6] <= abs_divider_4dg:divider.remainder[6]
remain[7] <= abs_divider_4dg:divider.remainder[7]
remain[8] <= abs_divider_4dg:divider.remainder[8]
remain[9] <= abs_divider_4dg:divider.remainder[9]
remain[10] <= abs_divider_4dg:divider.remainder[10]
remain[11] <= abs_divider_4dg:divider.remainder[11]
remain[12] <= abs_divider_4dg:divider.remainder[12]
remain[13] <= abs_divider_4dg:divider.remainder[13]


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_j5s:auto_generated|abs_divider_4dg:divider
denominator[0] => lpm_abs_4p9:my_abs_den.data[0]
denominator[1] => lpm_abs_4p9:my_abs_den.data[1]
denominator[2] => lpm_abs_4p9:my_abs_den.data[2]
denominator[3] => lpm_abs_4p9:my_abs_den.data[3]
denominator[4] => lpm_abs_4p9:my_abs_den.data[4]
denominator[5] => lpm_abs_4p9:my_abs_den.data[5]
denominator[6] => lpm_abs_4p9:my_abs_den.data[6]
denominator[7] => lpm_abs_4p9:my_abs_den.data[7]
denominator[8] => lpm_abs_4p9:my_abs_den.data[8]
denominator[9] => lpm_abs_4p9:my_abs_den.data[9]
denominator[10] => lpm_abs_4p9:my_abs_den.data[10]
denominator[11] => lpm_abs_4p9:my_abs_den.data[11]
denominator[12] => lpm_abs_4p9:my_abs_den.data[12]
denominator[13] => lpm_abs_4p9:my_abs_den.data[13]
denominator[13] => diff_signs.IN1
numerator[0] => lpm_abs_4p9:my_abs_num.data[0]
numerator[1] => lpm_abs_4p9:my_abs_num.data[1]
numerator[2] => lpm_abs_4p9:my_abs_num.data[2]
numerator[3] => lpm_abs_4p9:my_abs_num.data[3]
numerator[4] => lpm_abs_4p9:my_abs_num.data[4]
numerator[5] => lpm_abs_4p9:my_abs_num.data[5]
numerator[6] => lpm_abs_4p9:my_abs_num.data[6]
numerator[7] => lpm_abs_4p9:my_abs_num.data[7]
numerator[8] => lpm_abs_4p9:my_abs_num.data[8]
numerator[9] => lpm_abs_4p9:my_abs_num.data[9]
numerator[10] => lpm_abs_4p9:my_abs_num.data[10]
numerator[11] => lpm_abs_4p9:my_abs_num.data[11]
numerator[12] => lpm_abs_4p9:my_abs_num.data[12]
numerator[13] => lpm_abs_4p9:my_abs_num.data[13]
numerator[13] => diff_signs.IN0
numerator[13] => _.IN0
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
numerator[13] => _.IN1
quotient[0] <= quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= remainder[13].DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_j5s:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_7.IN8
denominator[0] => op_8.IN10
denominator[0] => op_9.IN12
denominator[0] => op_10.IN14
denominator[0] => op_11.IN16
denominator[0] => op_12.IN18
denominator[0] => op_13.IN20
denominator[0] => op_14.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[1] => sel[0].IN1
denominator[1] => sel[14].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[28].IN1
denominator[1] => op_7.IN6
denominator[1] => sel[42].IN1
denominator[1] => op_8.IN8
denominator[1] => sel[56].IN1
denominator[1] => op_9.IN10
denominator[1] => sel[70].IN1
denominator[1] => op_10.IN12
denominator[1] => sel[84].IN1
denominator[1] => op_11.IN14
denominator[1] => sel[98].IN1
denominator[1] => op_12.IN16
denominator[1] => sel[112].IN1
denominator[1] => op_13.IN18
denominator[1] => sel[126].IN1
denominator[1] => op_14.IN20
denominator[1] => sel[140].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[154].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[168].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[182].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[196].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[15].IN1
denominator[2] => sel[29].IN1
denominator[2] => op_7.IN4
denominator[2] => sel[43].IN1
denominator[2] => op_8.IN6
denominator[2] => sel[57].IN1
denominator[2] => op_9.IN8
denominator[2] => sel[71].IN1
denominator[2] => op_10.IN10
denominator[2] => sel[85].IN1
denominator[2] => op_11.IN12
denominator[2] => sel[99].IN1
denominator[2] => op_12.IN14
denominator[2] => sel[113].IN1
denominator[2] => op_13.IN16
denominator[2] => sel[127].IN1
denominator[2] => op_14.IN18
denominator[2] => sel[141].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[155].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[169].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[183].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[197].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[16].IN1
denominator[3] => sel[30].IN1
denominator[3] => sel[44].IN1
denominator[3] => op_8.IN4
denominator[3] => sel[58].IN1
denominator[3] => op_9.IN6
denominator[3] => sel[72].IN1
denominator[3] => op_10.IN8
denominator[3] => sel[86].IN1
denominator[3] => op_11.IN10
denominator[3] => sel[100].IN1
denominator[3] => op_12.IN12
denominator[3] => sel[114].IN1
denominator[3] => op_13.IN14
denominator[3] => sel[128].IN1
denominator[3] => op_14.IN16
denominator[3] => sel[142].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[156].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[170].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[184].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[198].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[17].IN1
denominator[4] => sel[31].IN1
denominator[4] => sel[45].IN1
denominator[4] => sel[59].IN1
denominator[4] => op_9.IN4
denominator[4] => sel[73].IN1
denominator[4] => op_10.IN6
denominator[4] => sel[87].IN1
denominator[4] => op_11.IN8
denominator[4] => sel[101].IN1
denominator[4] => op_12.IN10
denominator[4] => sel[115].IN1
denominator[4] => op_13.IN12
denominator[4] => sel[129].IN1
denominator[4] => op_14.IN14
denominator[4] => sel[143].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[157].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[171].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[185].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[199].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[18].IN1
denominator[5] => sel[32].IN1
denominator[5] => sel[46].IN1
denominator[5] => sel[60].IN1
denominator[5] => sel[74].IN1
denominator[5] => op_10.IN4
denominator[5] => sel[88].IN1
denominator[5] => op_11.IN6
denominator[5] => sel[102].IN1
denominator[5] => op_12.IN8
denominator[5] => sel[116].IN1
denominator[5] => op_13.IN10
denominator[5] => sel[130].IN1
denominator[5] => op_14.IN12
denominator[5] => sel[144].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[158].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[172].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[186].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[200].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[19].IN1
denominator[6] => sel[33].IN1
denominator[6] => sel[47].IN1
denominator[6] => sel[61].IN1
denominator[6] => sel[75].IN1
denominator[6] => sel[89].IN1
denominator[6] => op_11.IN4
denominator[6] => sel[103].IN1
denominator[6] => op_12.IN6
denominator[6] => sel[117].IN1
denominator[6] => op_13.IN8
denominator[6] => sel[131].IN1
denominator[6] => op_14.IN10
denominator[6] => sel[145].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[159].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[173].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[187].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[201].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[20].IN1
denominator[7] => sel[34].IN1
denominator[7] => sel[48].IN1
denominator[7] => sel[62].IN1
denominator[7] => sel[76].IN1
denominator[7] => sel[90].IN1
denominator[7] => sel[104].IN1
denominator[7] => op_12.IN4
denominator[7] => sel[118].IN1
denominator[7] => op_13.IN6
denominator[7] => sel[132].IN1
denominator[7] => op_14.IN8
denominator[7] => sel[146].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[160].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[174].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[188].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[202].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[21].IN1
denominator[8] => sel[35].IN1
denominator[8] => sel[49].IN1
denominator[8] => sel[63].IN1
denominator[8] => sel[77].IN1
denominator[8] => sel[91].IN1
denominator[8] => sel[105].IN1
denominator[8] => sel[119].IN1
denominator[8] => op_13.IN4
denominator[8] => sel[133].IN1
denominator[8] => op_14.IN6
denominator[8] => sel[147].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[161].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[175].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[189].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[203].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[22].IN1
denominator[9] => sel[36].IN1
denominator[9] => sel[50].IN1
denominator[9] => sel[64].IN1
denominator[9] => sel[78].IN1
denominator[9] => sel[92].IN1
denominator[9] => sel[106].IN1
denominator[9] => sel[120].IN1
denominator[9] => sel[134].IN1
denominator[9] => op_14.IN4
denominator[9] => sel[148].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[162].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[176].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[190].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[204].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[23].IN1
denominator[10] => sel[37].IN1
denominator[10] => sel[51].IN1
denominator[10] => sel[65].IN1
denominator[10] => sel[79].IN1
denominator[10] => sel[93].IN1
denominator[10] => sel[107].IN1
denominator[10] => sel[121].IN1
denominator[10] => sel[135].IN1
denominator[10] => sel[149].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[163].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[177].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[191].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[205].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[24].IN1
denominator[11] => sel[38].IN1
denominator[11] => sel[52].IN1
denominator[11] => sel[66].IN1
denominator[11] => sel[80].IN1
denominator[11] => sel[94].IN1
denominator[11] => sel[108].IN1
denominator[11] => sel[122].IN1
denominator[11] => sel[136].IN1
denominator[11] => sel[150].IN1
denominator[11] => sel[164].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[178].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[192].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[206].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[25].IN1
denominator[12] => sel[39].IN1
denominator[12] => sel[53].IN1
denominator[12] => sel[67].IN1
denominator[12] => sel[81].IN1
denominator[12] => sel[95].IN1
denominator[12] => sel[109].IN1
denominator[12] => sel[123].IN1
denominator[12] => sel[137].IN1
denominator[12] => sel[151].IN1
denominator[12] => sel[165].IN1
denominator[12] => sel[179].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[193].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[207].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[26].IN1
denominator[13] => sel[40].IN1
denominator[13] => sel[54].IN1
denominator[13] => sel[68].IN1
denominator[13] => sel[82].IN1
denominator[13] => sel[96].IN1
denominator[13] => sel[110].IN1
denominator[13] => sel[124].IN1
denominator[13] => sel[138].IN1
denominator[13] => sel[152].IN1
denominator[13] => sel[166].IN1
denominator[13] => sel[180].IN1
denominator[13] => sel[194].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[208].IN1
numerator[0] => StageOut[182].IN0
numerator[0] => op_6.IN29
numerator[1] => StageOut[168].IN0
numerator[1] => op_5.IN27
numerator[2] => StageOut[154].IN0
numerator[2] => op_4.IN25
numerator[3] => StageOut[140].IN0
numerator[3] => op_3.IN23
numerator[4] => StageOut[126].IN0
numerator[4] => op_14.IN21
numerator[5] => StageOut[112].IN0
numerator[5] => op_13.IN19
numerator[6] => StageOut[98].IN0
numerator[6] => op_12.IN17
numerator[7] => StageOut[84].IN0
numerator[7] => op_11.IN15
numerator[8] => StageOut[70].IN0
numerator[8] => op_10.IN13
numerator[9] => StageOut[56].IN0
numerator[9] => op_9.IN11
numerator[10] => StageOut[42].IN0
numerator[10] => op_8.IN9
numerator[11] => StageOut[28].IN0
numerator[11] => op_7.IN7
numerator[12] => StageOut[14].IN0
numerator[12] => op_2.IN5
numerator[13] => StageOut[0].IN0
numerator[13] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[182].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[183].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[184].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[185].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[186].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[187].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[188].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[189].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[190].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[191].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[192].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[193].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[194].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[195].DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_j5s:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den
data[0] => adder_dataa[0].IN0
data[1] => adder_dataa[1].IN0
data[2] => adder_dataa[2].IN0
data[3] => adder_dataa[3].IN0
data[4] => adder_dataa[4].IN0
data[5] => adder_dataa[5].IN0
data[6] => adder_dataa[6].IN0
data[7] => adder_dataa[7].IN0
data[8] => adder_dataa[8].IN0
data[9] => adder_dataa[9].IN0
data[10] => adder_dataa[10].IN0
data[11] => adder_dataa[11].IN0
data[12] => adder_dataa[12].IN0
data[13] => adder_dataa[12].IN1
data[13] => adder_dataa[11].IN1
data[13] => adder_dataa[10].IN1
data[13] => adder_dataa[9].IN1
data[13] => adder_dataa[8].IN1
data[13] => adder_dataa[7].IN1
data[13] => adder_dataa[6].IN1
data[13] => adder_dataa[5].IN1
data[13] => adder_dataa[4].IN1
data[13] => adder_dataa[3].IN1
data[13] => adder_dataa[2].IN1
data[13] => adder_dataa[1].IN1
data[13] => adder_dataa[0].IN1
data[13] => overflow.IN1
data[13] => op_1.IN28
data[13] => op_1.IN29
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_div:my_div|lpm_divide:LPM_DIVIDE_component|lpm_divide_j5s:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num
data[0] => adder_dataa[0].IN0
data[1] => adder_dataa[1].IN0
data[2] => adder_dataa[2].IN0
data[3] => adder_dataa[3].IN0
data[4] => adder_dataa[4].IN0
data[5] => adder_dataa[5].IN0
data[6] => adder_dataa[6].IN0
data[7] => adder_dataa[7].IN0
data[8] => adder_dataa[8].IN0
data[9] => adder_dataa[9].IN0
data[10] => adder_dataa[10].IN0
data[11] => adder_dataa[11].IN0
data[12] => adder_dataa[12].IN0
data[13] => adder_dataa[12].IN1
data[13] => adder_dataa[11].IN1
data[13] => adder_dataa[10].IN1
data[13] => adder_dataa[9].IN1
data[13] => adder_dataa[8].IN1
data[13] => adder_dataa[7].IN1
data[13] => adder_dataa[6].IN1
data[13] => adder_dataa[5].IN1
data[13] => adder_dataa[4].IN1
data[13] => adder_dataa[3].IN1
data[13] => adder_dataa[2].IN1
data[13] => adder_dataa[1].IN1
data[13] => adder_dataa[0].IN1
data[13] => overflow.IN1
data[13] => op_1.IN28
data[13] => op_1.IN29
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sxrRISC621|sxrRISC621_addsub:my_addsub
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result


|sxrRISC621|sxrRISC621_addsub:my_addsub|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_8lh:auto_generated.dataa[0]
dataa[1] => add_sub_8lh:auto_generated.dataa[1]
dataa[2] => add_sub_8lh:auto_generated.dataa[2]
dataa[3] => add_sub_8lh:auto_generated.dataa[3]
dataa[4] => add_sub_8lh:auto_generated.dataa[4]
dataa[5] => add_sub_8lh:auto_generated.dataa[5]
dataa[6] => add_sub_8lh:auto_generated.dataa[6]
dataa[7] => add_sub_8lh:auto_generated.dataa[7]
dataa[8] => add_sub_8lh:auto_generated.dataa[8]
dataa[9] => add_sub_8lh:auto_generated.dataa[9]
dataa[10] => add_sub_8lh:auto_generated.dataa[10]
dataa[11] => add_sub_8lh:auto_generated.dataa[11]
dataa[12] => add_sub_8lh:auto_generated.dataa[12]
dataa[13] => add_sub_8lh:auto_generated.dataa[13]
datab[0] => add_sub_8lh:auto_generated.datab[0]
datab[1] => add_sub_8lh:auto_generated.datab[1]
datab[2] => add_sub_8lh:auto_generated.datab[2]
datab[3] => add_sub_8lh:auto_generated.datab[3]
datab[4] => add_sub_8lh:auto_generated.datab[4]
datab[5] => add_sub_8lh:auto_generated.datab[5]
datab[6] => add_sub_8lh:auto_generated.datab[6]
datab[7] => add_sub_8lh:auto_generated.datab[7]
datab[8] => add_sub_8lh:auto_generated.datab[8]
datab[9] => add_sub_8lh:auto_generated.datab[9]
datab[10] => add_sub_8lh:auto_generated.datab[10]
datab[11] => add_sub_8lh:auto_generated.datab[11]
datab[12] => add_sub_8lh:auto_generated.datab[12]
datab[13] => add_sub_8lh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_8lh:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8lh:auto_generated.result[0]
result[1] <= add_sub_8lh:auto_generated.result[1]
result[2] <= add_sub_8lh:auto_generated.result[2]
result[3] <= add_sub_8lh:auto_generated.result[3]
result[4] <= add_sub_8lh:auto_generated.result[4]
result[5] <= add_sub_8lh:auto_generated.result[5]
result[6] <= add_sub_8lh:auto_generated.result[6]
result[7] <= add_sub_8lh:auto_generated.result[7]
result[8] <= add_sub_8lh:auto_generated.result[8]
result[9] <= add_sub_8lh:auto_generated.result[9]
result[10] <= add_sub_8lh:auto_generated.result[10]
result[11] <= add_sub_8lh:auto_generated.result[11]
result[12] <= add_sub_8lh:auto_generated.result[12]
result[13] <= add_sub_8lh:auto_generated.result[13]
cout <= add_sub_8lh:auto_generated.cout
overflow <= add_sub_8lh:auto_generated.overflow


|sxrRISC621|sxrRISC621_addsub:my_addsub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8lh:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => _.IN0
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
cout <= add_sub_cella[13].COUT
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => _.IN0
dataa[13] => overflow_wire[0].IN0
dataa[13] => add_sub_cella[13].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => _.IN1
datab[13] => add_sub_cella[13].DATAF
overflow <= overflow_wire[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT


