
---------- Begin Simulation Statistics ----------
final_tick                                68658540000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177949                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721260                       # Number of bytes of host memory used
host_op_rate                                   347460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   561.96                       # Real time elapsed on the host
host_tick_rate                              122177057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     195258400                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068659                       # Number of seconds simulated
sim_ticks                                 68658540000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23150833                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              91452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            505807                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          26731552                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8883670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        23150833                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         14267163                       # Number of indirect misses.
system.cpu.branchPred.lookups                26731552                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1211429                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       276241                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128044151                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64132473                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            506170                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   24156905                       # Number of branches committed
system.cpu.commit.bw_lim_events              11419200                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        13021248                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              195258400                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     66179040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.950457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.887197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18796621     28.40%     28.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9240356     13.96%     42.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7289365     11.01%     53.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8377750     12.66%     66.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4315527      6.52%     72.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3601828      5.44%     78.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2287535      3.46%     81.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       850858      1.29%     82.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11419200     17.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66179040                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1586646                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1026827                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397281                       # Number of committed integer instructions.
system.cpu.commit.loads                      20018840                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       605511      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        158388092     81.12%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          691748      0.35%     81.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           645011      0.33%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          94704      0.05%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          244710      0.13%     82.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         907190      0.46%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19773880     10.13%     92.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13662158      7.00%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       244960      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         195258400                       # Class of committed instruction
system.cpu.commit.refs                       33681254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     195258400                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.686585                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.686585                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     17988951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17988951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53680.851401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53680.851401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58744.191946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58744.191946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     17862618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17862618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6781663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6781663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       126333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        126333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        59314                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59314                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3936977000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3936977000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67019                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67019                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13670606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50383.648408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50383.648408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49187.675601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49187.675601                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13497425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13497425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8725490615                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8725490615                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       173181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       173181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8314930622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8314930622                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       169045                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       169045                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.246266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   157.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        30871                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          472                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     31659557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31659557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51774.386556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51774.386556                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51900.788015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51900.788015                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31360043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31360043                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  15507153615                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15507153615                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009460                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       299514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         299514                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        63450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12251907622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12251907622                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       236064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       236064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     31659557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31659557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51774.386556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51774.386556                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51900.788015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51900.788015                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31360043                       # number of overall hits
system.cpu.dcache.overall_hits::total        31360043                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  15507153615                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15507153615                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009460                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       299514                       # number of overall misses
system.cpu.dcache.overall_misses::total        299514                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        63450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12251907622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12251907622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       236064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       236064                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 235040                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            133.845512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         63555178                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.065887                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            236064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          63555178                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.065887                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31596107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       224285                       # number of writebacks
system.cpu.dcache.writebacks::total            224285                       # number of writebacks
system.cpu.decode.BlockedCycles               8620033                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              214744467                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 24337102                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  33507278                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 507121                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1108886                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20825890                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         65509                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    13966408                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         73164                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    26731552                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16964859                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      41789179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                153533                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      111380755                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  422                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          3194                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1014242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         11                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.389341                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25780478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10095099                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.622242                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           68080420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.202553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.555117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32148493     47.22%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3085402      4.53%     51.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3022762      4.44%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2105876      3.09%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1426134      2.09%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2802883      4.12%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2058718      3.02%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   929889      1.37%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 20500263     30.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             68080420                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2489704                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1389891                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     16964859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16964859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26131.355332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26131.355332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24332.582007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24332.582007                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     16562264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16562264                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10520353000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10520353000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       402595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402595                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6407                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6407                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9640277000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9640277000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023353                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       396188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       396188                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     16964859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16964859                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26131.355332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26131.355332                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24332.582007                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24332.582007                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     16562264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16562264                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  10520353000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10520353000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023731                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       402595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402595                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         6407                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6407                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9640277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9640277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023353                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       396188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       396188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     16964859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16964859                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26131.355332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26131.355332                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24332.582007                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24332.582007                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     16562264                       # number of overall hits
system.cpu.icache.overall_hits::total        16562264                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  10520353000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10520353000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023731                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       402595                       # number of overall misses
system.cpu.icache.overall_misses::total        402595                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         6407                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6407                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9640277000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9640277000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023353                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       396188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       396188                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 395932                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             42.804053                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34325906                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.953136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            396188                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34325906                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.953136                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16958452                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       395932                       # number of writebacks
system.cpu.icache.writebacks::total            395932                       # number of writebacks
system.cpu.idleCycles                          578121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               585448                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24656179                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.947079                       # Inst execution rate
system.cpu.iew.exec_refs                     34762384                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13952705                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2243997                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              21682590                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              62252                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            324971                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14520421                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           208279278                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20809679                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1087389                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             202342121                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  28269                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                719074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 507121                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                760355                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2800866                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         3280                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1168                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1119                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1663745                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       858006                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1168                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       423912                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         161536                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 230138320                       # num instructions consuming a value
system.cpu.iew.wb_count                     201890246                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629007                       # average fanout of values written-back
system.cpu.iew.wb_producers                 144758577                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.940497                       # insts written-back per cycle
system.cpu.iew.wb_sent                      202075331                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298400151                       # number of integer regfile reads
system.cpu.int_regfile_writes               163224976                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.456483                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.456483                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            752582      0.37%      0.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             164987916     81.10%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               715360      0.35%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                646299      0.32%     82.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               94755      0.05%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               267807      0.13%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              926507      0.46%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20700503     10.18%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14042865      6.90%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          287798      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6927      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              203429510                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1682141                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3366512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1654647                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1891808                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3891291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019128                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3663512     94.15%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    796      0.02%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    16      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     94.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 182567      4.69%     98.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 41708      1.07%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                55      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2631      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              204886078                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          475579215                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    200235599                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         219409421                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  208093382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 203429510                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              185896                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13020845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            114996                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         185690                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19660172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      68080420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.988077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.458308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16878916     24.79%     24.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6635310      9.75%     34.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8858005     13.01%     47.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6806532     10.00%     57.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8453636     12.42%     69.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6498282      9.55%     79.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7073095     10.39%     89.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5099082      7.49%     97.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1777562      2.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        68080420                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.962916                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    16965423                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           699                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            745193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           308432                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             21682590                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14520421                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                84140115                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                         68658541                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     68658540000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 3604927                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221079796                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 387867                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 25014343                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 28127                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             542136277                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              212349599                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           240062534                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  33877678                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4470541                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 507121                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5071962                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 18982690                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2612476                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        315931296                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4389                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                286                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4999218                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            257                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    263039488                       # The number of ROB reads
system.cpu.rob.rob_writes                   418470422                       # The number of ROB writes
system.cpu.timesIdled                          116730                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   134                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          987                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           987                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83324.710151                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83324.710151                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  10392257850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  10392257850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       124720                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         124720                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       396188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         396188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110005.740528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110005.740528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90784.382284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90784.382284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         395317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             395317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77893000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77893000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          858                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        169090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115205.789567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115205.789567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95208.753610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95208.753610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            124078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                124078                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   5185643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5185643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.266201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           45012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45012                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4285346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4285346000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.266190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        45010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45010                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        66974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         66974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117066.476054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117066.476054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97897.547451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97897.547451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   2784192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2784192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.355108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.355108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        23783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2295208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2295208000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.350061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.350061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        23445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23445                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       395910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       395910                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       395910                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           395910                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       224285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       224285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       224285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           224285                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           396188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           236064                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               632252                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110005.740528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115849.044262                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115775.988287                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90784.382284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96129.632605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96063.465728                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               395317                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               167269                       # number of demand (read+write) hits
system.l2.demand_hits::total                   562586                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     95815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7969835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8065650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.002198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.291425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110187                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              68795                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69666                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     77893000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6580554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6658447000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.289985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         68455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69313                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          396188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          236064                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              632252                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110005.740528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115849.044262                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115775.988287                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90784.382284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96129.632605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83324.710151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87875.283328                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              395317                       # number of overall hits
system.l2.overall_hits::.cpu.data              167269                       # number of overall hits
system.l2.overall_hits::total                  562586                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     95815000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7969835000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8065650000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.002198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.291425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110187                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               871                       # number of overall misses
system.l2.overall_misses::.cpu.data             68795                       # number of overall misses
system.l2.overall_misses::total                 69666                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                353                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     77893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6580554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  10392257850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17050704850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.289985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        68455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       124720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194033                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           134839                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   52                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              134931                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4401                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         195835                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2.tags.avg_refs                      6.933602                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10305499                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     141.224942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.611808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1513.636106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2412.175217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.369540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.588910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2320                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.566406                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.433594                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    199931                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10305499                       # Number of tag accesses
system.l2.tags.tagsinuse                  4087.648073                       # Cycle average of tags in use
system.l2.tags.total_refs                     1386242                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     32187                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              150457                       # number of writebacks
system.l2.writebacks::total                    150457                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     199496.40                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49615.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    150457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     68442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    124381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     30865.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       180.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    180.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       140.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       799784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           799784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            799784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63810270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    115946305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             180556359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140248365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           799784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63810270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    115946305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            320804724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140248365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140248365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       131435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.559874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.516863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.255693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44765     34.06%     34.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68464     52.09%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8982      6.83%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5935      4.52%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1531      1.16%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1302      0.99%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      0.15%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      0.06%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          177      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       131435                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               12395584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                12396736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9627904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9629248                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        54912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4381120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      7960704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12396736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9629248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9629248                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        68455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       124386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39286.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44601.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52438.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        54912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4380288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      7960384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 799783.974433479016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63798152.422116748989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 115941643.967378273606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33708018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3053167429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   6522636098                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       150457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  10600885.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9627904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 140228790.184003323317                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1594977424034                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         8258                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              514221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142539                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         8258                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           68455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       124386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              193699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       150457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             150457                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             12236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9440                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000295617750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         8258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.452531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.752187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.326691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8257     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   56585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   54162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    193699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                193699                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      193699                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.85                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   135294                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  968405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   68657883000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9609511545                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   5977992795                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         8258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.217002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.142279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.653646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2242     27.15%     27.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.47%     27.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2223     26.92%     54.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1997     24.18%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1263     15.29%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              294      3.56%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      1.43%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               63      0.76%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   150457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               150457                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     150457                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                51.43                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   77386                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6687013710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                472939320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     17802062160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            545.388979                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    117731500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2268760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    652242250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  13936348031                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12643160507                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  39040297712                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            138698400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                251369415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5351791680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               703989720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5363348640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        281760000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            37445611005                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          53628163493                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              390826620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6796208040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                465520860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17360988750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            543.920855                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    116823500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2266680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    712902000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  14605628265                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12883939772                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  38072566463                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            138516480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                247426410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      5608475520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               678892620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5358431520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        294462780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            37344811800                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          53387577728                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              394449300                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       576726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       576726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 576726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22025984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22025984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22025984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           985391450                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1003862898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            193699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  193699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              193699                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        383027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             148689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       150457                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38871                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45010                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148689                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1188308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       707168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1895476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50695680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29462336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80158016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68658540000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2503802994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1188582981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         708312879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9629248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1018619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1010763     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7856      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1018619                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       631111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1263363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7828                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          386367                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            463162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       374742                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       395932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           56133                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           190532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169090                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        396188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        66974                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
