
Zadatak1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000066c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000006  00800100  00800100  000006e0  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 fb 02 	jmp	0x5f6	; 0x5f6 <__vector_14>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	a6 30       	cpi	r26, 0x06	; 6
  80:	b1 07       	cpc	r27, r17
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 58 01 	call	0x2b0	; 0x2b0 <main>
  88:	0c 94 34 03 	jmp	0x668	; 0x668 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <RunConversion>:
  90:	80 91 7a 00 	lds	r24, 0x007A
  94:	90 e0       	ldi	r25, 0x00	; 0
  96:	66 e0       	ldi	r22, 0x06	; 6
  98:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SetBit>
  9c:	80 93 7a 00 	sts	0x007A, r24
  a0:	80 91 7a 00 	lds	r24, 0x007A
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	64 e0       	ldi	r22, 0x04	; 4
  a8:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
  ac:	89 2b       	or	r24, r25
  ae:	c1 f3       	breq	.-16     	; 0xa0 <RunConversion+0x10>
  b0:	08 95       	ret

000000b2 <SetChannel>:
  b2:	ff 92       	push	r15
  b4:	0f 93       	push	r16
  b6:	1f 93       	push	r17
  b8:	f8 2e       	mov	r15, r24
  ba:	0c e7       	ldi	r16, 0x7C	; 124
  bc:	10 e0       	ldi	r17, 0x00	; 0
  be:	f8 01       	movw	r30, r16
  c0:	80 81       	ld	r24, Z
  c2:	6f 2d       	mov	r22, r15
  c4:	0e 94 2d 01 	call	0x25a	; 0x25a <BitmaskSet>
  c8:	f8 01       	movw	r30, r16
  ca:	80 83       	st	Z, r24
  cc:	8f 2d       	mov	r24, r15
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	0e 94 32 01 	call	0x264	; 0x264 <Not>
  d4:	6f e1       	ldi	r22, 0x1F	; 31
  d6:	70 e0       	ldi	r23, 0x00	; 0
  d8:	0e 94 37 01 	call	0x26e	; 0x26e <And>
  dc:	68 2f       	mov	r22, r24
  de:	f8 01       	movw	r30, r16
  e0:	80 81       	ld	r24, Z
  e2:	0e 94 2f 01 	call	0x25e	; 0x25e <BitmaskClear>
  e6:	f8 01       	movw	r30, r16
  e8:	80 83       	st	Z, r24
  ea:	1f 91       	pop	r17
  ec:	0f 91       	pop	r16
  ee:	ff 90       	pop	r15
  f0:	08 95       	ret

000000f2 <SetPrescaler>:
  f2:	ff 92       	push	r15
  f4:	0f 93       	push	r16
  f6:	1f 93       	push	r17
  f8:	f8 2e       	mov	r15, r24
  fa:	0a e7       	ldi	r16, 0x7A	; 122
  fc:	10 e0       	ldi	r17, 0x00	; 0
  fe:	f8 01       	movw	r30, r16
 100:	80 81       	ld	r24, Z
 102:	6f 2d       	mov	r22, r15
 104:	0e 94 2d 01 	call	0x25a	; 0x25a <BitmaskSet>
 108:	f8 01       	movw	r30, r16
 10a:	80 83       	st	Z, r24
 10c:	8f 2d       	mov	r24, r15
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	0e 94 32 01 	call	0x264	; 0x264 <Not>
 114:	67 e0       	ldi	r22, 0x07	; 7
 116:	70 e0       	ldi	r23, 0x00	; 0
 118:	0e 94 37 01 	call	0x26e	; 0x26e <And>
 11c:	68 2f       	mov	r22, r24
 11e:	f8 01       	movw	r30, r16
 120:	80 81       	ld	r24, Z
 122:	0e 94 2f 01 	call	0x25e	; 0x25e <BitmaskClear>
 126:	f8 01       	movw	r30, r16
 128:	80 83       	st	Z, r24
 12a:	1f 91       	pop	r17
 12c:	0f 91       	pop	r16
 12e:	ff 90       	pop	r15
 130:	08 95       	ret

00000132 <SetEnable>:
 132:	81 30       	cpi	r24, 0x01	; 1
 134:	39 f4       	brne	.+14     	; 0x144 <SetEnable+0x12>
 136:	80 91 7a 00 	lds	r24, 0x007A
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	67 e0       	ldi	r22, 0x07	; 7
 13e:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SetBit>
 142:	06 c0       	rjmp	.+12     	; 0x150 <SetEnable+0x1e>
 144:	80 91 7a 00 	lds	r24, 0x007A
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	67 e0       	ldi	r22, 0x07	; 7
 14c:	0e 94 05 01 	call	0x20a	; 0x20a <ClearBit>
 150:	80 93 7a 00 	sts	0x007A, r24
 154:	08 95       	ret

00000156 <SetVref>:
 156:	0f 93       	push	r16
 158:	1f 93       	push	r17
 15a:	18 2f       	mov	r17, r24
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	67 e0       	ldi	r22, 0x07	; 7
 160:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 164:	08 2f       	mov	r16, r24
 166:	81 2f       	mov	r24, r17
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	66 e0       	ldi	r22, 0x06	; 6
 16c:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 170:	18 2f       	mov	r17, r24
 172:	00 23       	and	r16, r16
 174:	39 f0       	breq	.+14     	; 0x184 <SetVref+0x2e>
 176:	80 91 7c 00 	lds	r24, 0x007C
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	67 e0       	ldi	r22, 0x07	; 7
 17e:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SetBit>
 182:	06 c0       	rjmp	.+12     	; 0x190 <SetVref+0x3a>
 184:	80 91 7c 00 	lds	r24, 0x007C
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	67 e0       	ldi	r22, 0x07	; 7
 18c:	0e 94 05 01 	call	0x20a	; 0x20a <ClearBit>
 190:	80 93 7c 00 	sts	0x007C, r24
 194:	11 23       	and	r17, r17
 196:	39 f0       	breq	.+14     	; 0x1a6 <SetVref+0x50>
 198:	80 91 7c 00 	lds	r24, 0x007C
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	66 e0       	ldi	r22, 0x06	; 6
 1a0:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SetBit>
 1a4:	06 c0       	rjmp	.+12     	; 0x1b2 <SetVref+0x5c>
 1a6:	80 91 7c 00 	lds	r24, 0x007C
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	66 e0       	ldi	r22, 0x06	; 6
 1ae:	0e 94 05 01 	call	0x20a	; 0x20a <ClearBit>
 1b2:	80 93 7c 00 	sts	0x007C, r24
 1b6:	1f 91       	pop	r17
 1b8:	0f 91       	pop	r16
 1ba:	08 95       	ret

000001bc <InitADC>:
 1bc:	1f 93       	push	r17
 1be:	16 2f       	mov	r17, r22
 1c0:	0e 94 ab 00 	call	0x156	; 0x156 <SetVref>
 1c4:	81 2f       	mov	r24, r17
 1c6:	0e 94 79 00 	call	0xf2	; 0xf2 <SetPrescaler>
 1ca:	81 e0       	ldi	r24, 0x01	; 1
 1cc:	0e 94 99 00 	call	0x132	; 0x132 <SetEnable>
 1d0:	1f 91       	pop	r17
 1d2:	08 95       	ret

000001d4 <ReadADC>:
 1d4:	0e 94 59 00 	call	0xb2	; 0xb2 <SetChannel>
 1d8:	0e 94 48 00 	call	0x90	; 0x90 <RunConversion>
 1dc:	80 91 79 00 	lds	r24, 0x0079
 1e0:	90 e0       	ldi	r25, 0x00	; 0
 1e2:	68 e0       	ldi	r22, 0x08	; 8
 1e4:	70 e0       	ldi	r23, 0x00	; 0
 1e6:	0e 94 43 01 	call	0x286	; 0x286 <ShiftLeft>
 1ea:	20 91 78 00 	lds	r18, 0x0078
 1ee:	82 0f       	add	r24, r18
 1f0:	91 1d       	adc	r25, r1
 1f2:	08 95       	ret

000001f4 <SetBit>:
 1f4:	21 e0       	ldi	r18, 0x01	; 1
 1f6:	30 e0       	ldi	r19, 0x00	; 0
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <SetBit+0xa>
 1fa:	22 0f       	add	r18, r18
 1fc:	33 1f       	adc	r19, r19
 1fe:	6a 95       	dec	r22
 200:	e2 f7       	brpl	.-8      	; 0x1fa <SetBit+0x6>
 202:	28 2b       	or	r18, r24
 204:	39 2b       	or	r19, r25
 206:	c9 01       	movw	r24, r18
 208:	08 95       	ret

0000020a <ClearBit>:
 20a:	21 e0       	ldi	r18, 0x01	; 1
 20c:	30 e0       	ldi	r19, 0x00	; 0
 20e:	02 c0       	rjmp	.+4      	; 0x214 <ClearBit+0xa>
 210:	22 0f       	add	r18, r18
 212:	33 1f       	adc	r19, r19
 214:	6a 95       	dec	r22
 216:	e2 f7       	brpl	.-8      	; 0x210 <ClearBit+0x6>
 218:	20 95       	com	r18
 21a:	30 95       	com	r19
 21c:	28 23       	and	r18, r24
 21e:	39 23       	and	r19, r25
 220:	c9 01       	movw	r24, r18
 222:	08 95       	ret

00000224 <ToggleBit>:
 224:	21 e0       	ldi	r18, 0x01	; 1
 226:	30 e0       	ldi	r19, 0x00	; 0
 228:	02 c0       	rjmp	.+4      	; 0x22e <ToggleBit+0xa>
 22a:	22 0f       	add	r18, r18
 22c:	33 1f       	adc	r19, r19
 22e:	6a 95       	dec	r22
 230:	e2 f7       	brpl	.-8      	; 0x22a <ToggleBit+0x6>
 232:	28 27       	eor	r18, r24
 234:	39 27       	eor	r19, r25
 236:	c9 01       	movw	r24, r18
 238:	08 95       	ret

0000023a <CheckBit>:
 23a:	21 e0       	ldi	r18, 0x01	; 1
 23c:	30 e0       	ldi	r19, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <CheckBit+0xa>
 240:	22 0f       	add	r18, r18
 242:	33 1f       	adc	r19, r19
 244:	6a 95       	dec	r22
 246:	e2 f7       	brpl	.-8      	; 0x240 <CheckBit+0x6>
 248:	28 23       	and	r18, r24
 24a:	39 23       	and	r19, r25
 24c:	21 15       	cp	r18, r1
 24e:	31 05       	cpc	r19, r1
 250:	11 f0       	breq	.+4      	; 0x256 <CheckBit+0x1c>
 252:	21 e0       	ldi	r18, 0x01	; 1
 254:	30 e0       	ldi	r19, 0x00	; 0
 256:	c9 01       	movw	r24, r18
 258:	08 95       	ret

0000025a <BitmaskSet>:
 25a:	86 2b       	or	r24, r22
 25c:	08 95       	ret

0000025e <BitmaskClear>:
 25e:	60 95       	com	r22
 260:	86 23       	and	r24, r22
 262:	08 95       	ret

00000264 <Not>:
 264:	9c 01       	movw	r18, r24
 266:	20 95       	com	r18
 268:	30 95       	com	r19
 26a:	c9 01       	movw	r24, r18
 26c:	08 95       	ret

0000026e <And>:
 26e:	68 23       	and	r22, r24
 270:	79 23       	and	r23, r25
 272:	cb 01       	movw	r24, r22
 274:	08 95       	ret

00000276 <Or>:
 276:	68 2b       	or	r22, r24
 278:	79 2b       	or	r23, r25
 27a:	cb 01       	movw	r24, r22
 27c:	08 95       	ret

0000027e <Xor>:
 27e:	68 27       	eor	r22, r24
 280:	79 27       	eor	r23, r25
 282:	cb 01       	movw	r24, r22
 284:	08 95       	ret

00000286 <ShiftLeft>:
 286:	9c 01       	movw	r18, r24
 288:	40 e0       	ldi	r20, 0x00	; 0
 28a:	03 c0       	rjmp	.+6      	; 0x292 <ShiftLeft+0xc>
 28c:	22 0f       	add	r18, r18
 28e:	33 1f       	adc	r19, r19
 290:	4f 5f       	subi	r20, 0xFF	; 255
 292:	84 2f       	mov	r24, r20
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	86 17       	cp	r24, r22
 298:	97 07       	cpc	r25, r23
 29a:	c0 f3       	brcs	.-16     	; 0x28c <ShiftLeft+0x6>
 29c:	c9 01       	movw	r24, r18
 29e:	08 95       	ret

000002a0 <ShiftRight>:
 2a0:	9c 01       	movw	r18, r24
 2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <ShiftRight+0x8>
 2a4:	36 95       	lsr	r19
 2a6:	27 95       	ror	r18
 2a8:	6a 95       	dec	r22
 2aa:	e2 f7       	brpl	.-8      	; 0x2a4 <ShiftRight+0x4>
 2ac:	c9 01       	movw	r24, r18
 2ae:	08 95       	ret

000002b0 <main>:
 2b0:	1f 93       	push	r17
 2b2:	cf 93       	push	r28
 2b4:	df 93       	push	r29
 2b6:	80 e0       	ldi	r24, 0x00	; 0
 2b8:	65 e0       	ldi	r22, 0x05	; 5
 2ba:	41 e0       	ldi	r20, 0x01	; 1
 2bc:	0e 94 70 02 	call	0x4e0	; 0x4e0 <pinInit>
 2c0:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <timer0InteruptInit>
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	90 e0       	ldi	r25, 0x00	; 0
 2c8:	66 e0       	ldi	r22, 0x06	; 6
 2ca:	70 e0       	ldi	r23, 0x00	; 0
 2cc:	0e 94 43 01 	call	0x286	; 0x286 <ShiftLeft>
 2d0:	67 e0       	ldi	r22, 0x07	; 7
 2d2:	0e 94 de 00 	call	0x1bc	; 0x1bc <InitADC>
 2d6:	83 e0       	ldi	r24, 0x03	; 3
 2d8:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <ReadADC>
 2dc:	0e 94 b1 01 	call	0x362	; 0x362 <InitRand>
 2e0:	82 e0       	ldi	r24, 0x02	; 2
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	68 e0       	ldi	r22, 0x08	; 8
 2e6:	70 e0       	ldi	r23, 0x00	; 0
 2e8:	0e 94 04 02 	call	0x408	; 0x408 <RandRange>
 2ec:	ec 01       	movw	r28, r24
 2ee:	10 e0       	ldi	r17, 0x00	; 0
 2f0:	17 c0       	rjmp	.+46     	; 0x320 <main+0x70>
 2f2:	80 e0       	ldi	r24, 0x00	; 0
 2f4:	65 e0       	ldi	r22, 0x05	; 5
 2f6:	41 e0       	ldi	r20, 0x01	; 1
 2f8:	0e 94 1d 02 	call	0x43a	; 0x43a <pinSetValue>
 2fc:	6c e2       	ldi	r22, 0x2C	; 44
 2fe:	71 e0       	ldi	r23, 0x01	; 1
 300:	80 e0       	ldi	r24, 0x00	; 0
 302:	90 e0       	ldi	r25, 0x00	; 0
 304:	0e 94 c3 02 	call	0x586	; 0x586 <timer0DelayMs>
 308:	80 e0       	ldi	r24, 0x00	; 0
 30a:	65 e0       	ldi	r22, 0x05	; 5
 30c:	40 e0       	ldi	r20, 0x00	; 0
 30e:	0e 94 1d 02 	call	0x43a	; 0x43a <pinSetValue>
 312:	6c e2       	ldi	r22, 0x2C	; 44
 314:	71 e0       	ldi	r23, 0x01	; 1
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	90 e0       	ldi	r25, 0x00	; 0
 31a:	0e 94 c3 02 	call	0x586	; 0x586 <timer0DelayMs>
 31e:	1f 5f       	subi	r17, 0xFF	; 255
 320:	81 2f       	mov	r24, r17
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	8c 17       	cp	r24, r28
 326:	9d 07       	cpc	r25, r29
 328:	20 f3       	brcs	.-56     	; 0x2f2 <main+0x42>
 32a:	60 ed       	ldi	r22, 0xD0	; 208
 32c:	77 e0       	ldi	r23, 0x07	; 7
 32e:	80 e0       	ldi	r24, 0x00	; 0
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	0e 94 c3 02 	call	0x586	; 0x586 <timer0DelayMs>
 336:	d4 cf       	rjmp	.-88     	; 0x2e0 <main+0x30>

00000338 <UpdateState>:
 338:	1f 93       	push	r17
 33a:	16 2f       	mov	r17, r22
 33c:	61 e0       	ldi	r22, 0x01	; 1
 33e:	70 e0       	ldi	r23, 0x00	; 0
 340:	0e 94 50 01 	call	0x2a0	; 0x2a0 <ShiftRight>
 344:	11 23       	and	r17, r17
 346:	21 f4       	brne	.+8      	; 0x350 <UpdateState+0x18>
 348:	6f e0       	ldi	r22, 0x0F	; 15
 34a:	0e 94 05 01 	call	0x20a	; 0x20a <ClearBit>
 34e:	03 c0       	rjmp	.+6      	; 0x356 <UpdateState+0x1e>
 350:	6f e0       	ldi	r22, 0x0F	; 15
 352:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <SetBit>
 356:	80 93 04 01 	sts	0x0104, r24
 35a:	90 93 05 01 	sts	0x0105, r25
 35e:	1f 91       	pop	r17
 360:	08 95       	ret

00000362 <InitRand>:
 362:	0f 93       	push	r16
 364:	1f 93       	push	r17
 366:	8c 01       	movw	r16, r24
 368:	6f e0       	ldi	r22, 0x0F	; 15
 36a:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 36e:	68 2f       	mov	r22, r24
 370:	c8 01       	movw	r24, r16
 372:	0e 94 9c 01 	call	0x338	; 0x338 <UpdateState>
 376:	90 93 05 01 	sts	0x0105, r25
 37a:	80 93 04 01 	sts	0x0104, r24
 37e:	1f 91       	pop	r17
 380:	0f 91       	pop	r16
 382:	08 95       	ret

00000384 <GenerateNextBit>:
 384:	df 92       	push	r13
 386:	ef 92       	push	r14
 388:	ff 92       	push	r15
 38a:	0f 93       	push	r16
 38c:	1f 93       	push	r17
 38e:	8c 01       	movw	r16, r24
 390:	60 e0       	ldi	r22, 0x00	; 0
 392:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 396:	d8 2e       	mov	r13, r24
 398:	c8 01       	movw	r24, r16
 39a:	62 e0       	ldi	r22, 0x02	; 2
 39c:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 3a0:	f8 2e       	mov	r15, r24
 3a2:	c8 01       	movw	r24, r16
 3a4:	63 e0       	ldi	r22, 0x03	; 3
 3a6:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 3aa:	e8 2e       	mov	r14, r24
 3ac:	c8 01       	movw	r24, r16
 3ae:	65 e0       	ldi	r22, 0x05	; 5
 3b0:	0e 94 1d 01 	call	0x23a	; 0x23a <CheckBit>
 3b4:	18 2f       	mov	r17, r24
 3b6:	8f 2d       	mov	r24, r15
 3b8:	90 e0       	ldi	r25, 0x00	; 0
 3ba:	6d 2d       	mov	r22, r13
 3bc:	70 e0       	ldi	r23, 0x00	; 0
 3be:	0e 94 3f 01 	call	0x27e	; 0x27e <Xor>
 3c2:	bc 01       	movw	r22, r24
 3c4:	8e 2d       	mov	r24, r14
 3c6:	90 e0       	ldi	r25, 0x00	; 0
 3c8:	0e 94 3f 01 	call	0x27e	; 0x27e <Xor>
 3cc:	bc 01       	movw	r22, r24
 3ce:	81 2f       	mov	r24, r17
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	0e 94 3f 01 	call	0x27e	; 0x27e <Xor>
 3d6:	90 e0       	ldi	r25, 0x00	; 0
 3d8:	61 e0       	ldi	r22, 0x01	; 1
 3da:	70 e0       	ldi	r23, 0x00	; 0
 3dc:	0e 94 37 01 	call	0x26e	; 0x26e <And>
 3e0:	1f 91       	pop	r17
 3e2:	0f 91       	pop	r16
 3e4:	ff 90       	pop	r15
 3e6:	ef 90       	pop	r14
 3e8:	df 90       	pop	r13
 3ea:	08 95       	ret

000003ec <Rand>:
 3ec:	80 91 04 01 	lds	r24, 0x0104
 3f0:	90 91 05 01 	lds	r25, 0x0105
 3f4:	0e 94 c2 01 	call	0x384	; 0x384 <GenerateNextBit>
 3f8:	68 2f       	mov	r22, r24
 3fa:	80 91 04 01 	lds	r24, 0x0104
 3fe:	90 91 05 01 	lds	r25, 0x0105
 402:	0e 94 9c 01 	call	0x338	; 0x338 <UpdateState>
 406:	08 95       	ret

00000408 <RandRange>:
 408:	ef 92       	push	r14
 40a:	ff 92       	push	r15
 40c:	0f 93       	push	r16
 40e:	1f 93       	push	r17
 410:	8c 01       	movw	r16, r24
 412:	7b 01       	movw	r14, r22
 414:	0e 94 f6 01 	call	0x3ec	; 0x3ec <Rand>
 418:	e0 1a       	sub	r14, r16
 41a:	f1 0a       	sbc	r15, r17
 41c:	08 94       	sec
 41e:	e1 1c       	adc	r14, r1
 420:	f1 1c       	adc	r15, r1
 422:	b7 01       	movw	r22, r14
 424:	0e 94 20 03 	call	0x640	; 0x640 <__udivmodhi4>
 428:	9c 01       	movw	r18, r24
 42a:	20 0f       	add	r18, r16
 42c:	31 1f       	adc	r19, r17
 42e:	c9 01       	movw	r24, r18
 430:	1f 91       	pop	r17
 432:	0f 91       	pop	r16
 434:	ff 90       	pop	r15
 436:	ef 90       	pop	r14
 438:	08 95       	ret

0000043a <pinSetValue>:
 43a:	81 30       	cpi	r24, 0x01	; 1
 43c:	f9 f0       	breq	.+62     	; 0x47c <pinSetValue+0x42>
 43e:	81 30       	cpi	r24, 0x01	; 1
 440:	20 f0       	brcs	.+8      	; 0x44a <pinSetValue+0x10>
 442:	82 30       	cpi	r24, 0x02	; 2
 444:	09 f0       	breq	.+2      	; 0x448 <pinSetValue+0xe>
 446:	4b c0       	rjmp	.+150    	; 0x4de <pinSetValue+0xa4>
 448:	32 c0       	rjmp	.+100    	; 0x4ae <pinSetValue+0x74>
 44a:	41 30       	cpi	r20, 0x01	; 1
 44c:	59 f4       	brne	.+22     	; 0x464 <pinSetValue+0x2a>
 44e:	25 b1       	in	r18, 0x05	; 5
 450:	81 e0       	ldi	r24, 0x01	; 1
 452:	90 e0       	ldi	r25, 0x00	; 0
 454:	02 c0       	rjmp	.+4      	; 0x45a <pinSetValue+0x20>
 456:	88 0f       	add	r24, r24
 458:	99 1f       	adc	r25, r25
 45a:	6a 95       	dec	r22
 45c:	e2 f7       	brpl	.-8      	; 0x456 <pinSetValue+0x1c>
 45e:	28 2b       	or	r18, r24
 460:	25 b9       	out	0x05, r18	; 5
 462:	08 95       	ret
 464:	25 b1       	in	r18, 0x05	; 5
 466:	81 e0       	ldi	r24, 0x01	; 1
 468:	90 e0       	ldi	r25, 0x00	; 0
 46a:	02 c0       	rjmp	.+4      	; 0x470 <pinSetValue+0x36>
 46c:	88 0f       	add	r24, r24
 46e:	99 1f       	adc	r25, r25
 470:	6a 95       	dec	r22
 472:	e2 f7       	brpl	.-8      	; 0x46c <pinSetValue+0x32>
 474:	80 95       	com	r24
 476:	82 23       	and	r24, r18
 478:	85 b9       	out	0x05, r24	; 5
 47a:	08 95       	ret
 47c:	41 30       	cpi	r20, 0x01	; 1
 47e:	59 f4       	brne	.+22     	; 0x496 <pinSetValue+0x5c>
 480:	28 b1       	in	r18, 0x08	; 8
 482:	81 e0       	ldi	r24, 0x01	; 1
 484:	90 e0       	ldi	r25, 0x00	; 0
 486:	02 c0       	rjmp	.+4      	; 0x48c <pinSetValue+0x52>
 488:	88 0f       	add	r24, r24
 48a:	99 1f       	adc	r25, r25
 48c:	6a 95       	dec	r22
 48e:	e2 f7       	brpl	.-8      	; 0x488 <pinSetValue+0x4e>
 490:	28 2b       	or	r18, r24
 492:	28 b9       	out	0x08, r18	; 8
 494:	08 95       	ret
 496:	28 b1       	in	r18, 0x08	; 8
 498:	81 e0       	ldi	r24, 0x01	; 1
 49a:	90 e0       	ldi	r25, 0x00	; 0
 49c:	02 c0       	rjmp	.+4      	; 0x4a2 <pinSetValue+0x68>
 49e:	88 0f       	add	r24, r24
 4a0:	99 1f       	adc	r25, r25
 4a2:	6a 95       	dec	r22
 4a4:	e2 f7       	brpl	.-8      	; 0x49e <pinSetValue+0x64>
 4a6:	80 95       	com	r24
 4a8:	82 23       	and	r24, r18
 4aa:	88 b9       	out	0x08, r24	; 8
 4ac:	08 95       	ret
 4ae:	41 30       	cpi	r20, 0x01	; 1
 4b0:	59 f4       	brne	.+22     	; 0x4c8 <pinSetValue+0x8e>
 4b2:	2b b1       	in	r18, 0x0b	; 11
 4b4:	81 e0       	ldi	r24, 0x01	; 1
 4b6:	90 e0       	ldi	r25, 0x00	; 0
 4b8:	02 c0       	rjmp	.+4      	; 0x4be <pinSetValue+0x84>
 4ba:	88 0f       	add	r24, r24
 4bc:	99 1f       	adc	r25, r25
 4be:	6a 95       	dec	r22
 4c0:	e2 f7       	brpl	.-8      	; 0x4ba <pinSetValue+0x80>
 4c2:	28 2b       	or	r18, r24
 4c4:	2b b9       	out	0x0b, r18	; 11
 4c6:	08 95       	ret
 4c8:	2b b1       	in	r18, 0x0b	; 11
 4ca:	81 e0       	ldi	r24, 0x01	; 1
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <pinSetValue+0x9a>
 4d0:	88 0f       	add	r24, r24
 4d2:	99 1f       	adc	r25, r25
 4d4:	6a 95       	dec	r22
 4d6:	e2 f7       	brpl	.-8      	; 0x4d0 <pinSetValue+0x96>
 4d8:	80 95       	com	r24
 4da:	82 23       	and	r24, r18
 4dc:	8b b9       	out	0x0b, r24	; 11
 4de:	08 95       	ret

000004e0 <pinInit>:
 4e0:	81 30       	cpi	r24, 0x01	; 1
 4e2:	f9 f0       	breq	.+62     	; 0x522 <pinInit+0x42>
 4e4:	81 30       	cpi	r24, 0x01	; 1
 4e6:	20 f0       	brcs	.+8      	; 0x4f0 <pinInit+0x10>
 4e8:	82 30       	cpi	r24, 0x02	; 2
 4ea:	09 f0       	breq	.+2      	; 0x4ee <pinInit+0xe>
 4ec:	4b c0       	rjmp	.+150    	; 0x584 <pinInit+0xa4>
 4ee:	32 c0       	rjmp	.+100    	; 0x554 <pinInit+0x74>
 4f0:	41 30       	cpi	r20, 0x01	; 1
 4f2:	59 f4       	brne	.+22     	; 0x50a <pinInit+0x2a>
 4f4:	24 b1       	in	r18, 0x04	; 4
 4f6:	81 e0       	ldi	r24, 0x01	; 1
 4f8:	90 e0       	ldi	r25, 0x00	; 0
 4fa:	02 c0       	rjmp	.+4      	; 0x500 <pinInit+0x20>
 4fc:	88 0f       	add	r24, r24
 4fe:	99 1f       	adc	r25, r25
 500:	6a 95       	dec	r22
 502:	e2 f7       	brpl	.-8      	; 0x4fc <pinInit+0x1c>
 504:	28 2b       	or	r18, r24
 506:	24 b9       	out	0x04, r18	; 4
 508:	08 95       	ret
 50a:	24 b1       	in	r18, 0x04	; 4
 50c:	81 e0       	ldi	r24, 0x01	; 1
 50e:	90 e0       	ldi	r25, 0x00	; 0
 510:	02 c0       	rjmp	.+4      	; 0x516 <pinInit+0x36>
 512:	88 0f       	add	r24, r24
 514:	99 1f       	adc	r25, r25
 516:	6a 95       	dec	r22
 518:	e2 f7       	brpl	.-8      	; 0x512 <pinInit+0x32>
 51a:	80 95       	com	r24
 51c:	82 23       	and	r24, r18
 51e:	84 b9       	out	0x04, r24	; 4
 520:	08 95       	ret
 522:	41 30       	cpi	r20, 0x01	; 1
 524:	59 f4       	brne	.+22     	; 0x53c <pinInit+0x5c>
 526:	27 b1       	in	r18, 0x07	; 7
 528:	81 e0       	ldi	r24, 0x01	; 1
 52a:	90 e0       	ldi	r25, 0x00	; 0
 52c:	02 c0       	rjmp	.+4      	; 0x532 <pinInit+0x52>
 52e:	88 0f       	add	r24, r24
 530:	99 1f       	adc	r25, r25
 532:	6a 95       	dec	r22
 534:	e2 f7       	brpl	.-8      	; 0x52e <pinInit+0x4e>
 536:	28 2b       	or	r18, r24
 538:	27 b9       	out	0x07, r18	; 7
 53a:	08 95       	ret
 53c:	27 b1       	in	r18, 0x07	; 7
 53e:	81 e0       	ldi	r24, 0x01	; 1
 540:	90 e0       	ldi	r25, 0x00	; 0
 542:	02 c0       	rjmp	.+4      	; 0x548 <pinInit+0x68>
 544:	88 0f       	add	r24, r24
 546:	99 1f       	adc	r25, r25
 548:	6a 95       	dec	r22
 54a:	e2 f7       	brpl	.-8      	; 0x544 <pinInit+0x64>
 54c:	80 95       	com	r24
 54e:	82 23       	and	r24, r18
 550:	87 b9       	out	0x07, r24	; 7
 552:	08 95       	ret
 554:	41 30       	cpi	r20, 0x01	; 1
 556:	59 f4       	brne	.+22     	; 0x56e <pinInit+0x8e>
 558:	2a b1       	in	r18, 0x0a	; 10
 55a:	81 e0       	ldi	r24, 0x01	; 1
 55c:	90 e0       	ldi	r25, 0x00	; 0
 55e:	02 c0       	rjmp	.+4      	; 0x564 <pinInit+0x84>
 560:	88 0f       	add	r24, r24
 562:	99 1f       	adc	r25, r25
 564:	6a 95       	dec	r22
 566:	e2 f7       	brpl	.-8      	; 0x560 <pinInit+0x80>
 568:	28 2b       	or	r18, r24
 56a:	2a b9       	out	0x0a, r18	; 10
 56c:	08 95       	ret
 56e:	2a b1       	in	r18, 0x0a	; 10
 570:	81 e0       	ldi	r24, 0x01	; 1
 572:	90 e0       	ldi	r25, 0x00	; 0
 574:	02 c0       	rjmp	.+4      	; 0x57a <pinInit+0x9a>
 576:	88 0f       	add	r24, r24
 578:	99 1f       	adc	r25, r25
 57a:	6a 95       	dec	r22
 57c:	e2 f7       	brpl	.-8      	; 0x576 <pinInit+0x96>
 57e:	80 95       	com	r24
 580:	82 23       	and	r24, r18
 582:	8a b9       	out	0x0a, r24	; 10
 584:	08 95       	ret

00000586 <timer0DelayMs>:
 586:	ef 92       	push	r14
 588:	ff 92       	push	r15
 58a:	0f 93       	push	r16
 58c:	1f 93       	push	r17
 58e:	7b 01       	movw	r14, r22
 590:	8c 01       	movw	r16, r24
 592:	20 91 00 01 	lds	r18, 0x0100
 596:	30 91 01 01 	lds	r19, 0x0101
 59a:	40 91 02 01 	lds	r20, 0x0102
 59e:	50 91 03 01 	lds	r21, 0x0103
 5a2:	80 91 00 01 	lds	r24, 0x0100
 5a6:	90 91 01 01 	lds	r25, 0x0101
 5aa:	a0 91 02 01 	lds	r26, 0x0102
 5ae:	b0 91 03 01 	lds	r27, 0x0103
 5b2:	82 1b       	sub	r24, r18
 5b4:	93 0b       	sbc	r25, r19
 5b6:	a4 0b       	sbc	r26, r20
 5b8:	b5 0b       	sbc	r27, r21
 5ba:	8e 15       	cp	r24, r14
 5bc:	9f 05       	cpc	r25, r15
 5be:	a0 07       	cpc	r26, r16
 5c0:	b1 07       	cpc	r27, r17
 5c2:	78 f3       	brcs	.-34     	; 0x5a2 <timer0DelayMs+0x1c>
 5c4:	20 91 00 01 	lds	r18, 0x0100
 5c8:	30 91 01 01 	lds	r19, 0x0101
 5cc:	40 91 02 01 	lds	r20, 0x0102
 5d0:	50 91 03 01 	lds	r21, 0x0103
 5d4:	b9 01       	movw	r22, r18
 5d6:	ca 01       	movw	r24, r20
 5d8:	1f 91       	pop	r17
 5da:	0f 91       	pop	r16
 5dc:	ff 90       	pop	r15
 5de:	ef 90       	pop	r14
 5e0:	08 95       	ret

000005e2 <timer0InteruptInit>:
 5e2:	82 e0       	ldi	r24, 0x02	; 2
 5e4:	84 bd       	out	0x24, r24	; 36
 5e6:	93 e0       	ldi	r25, 0x03	; 3
 5e8:	95 bd       	out	0x25, r25	; 37
 5ea:	99 ef       	ldi	r25, 0xF9	; 249
 5ec:	97 bd       	out	0x27, r25	; 39
 5ee:	80 93 6e 00 	sts	0x006E, r24
 5f2:	78 94       	sei
 5f4:	08 95       	ret

000005f6 <__vector_14>:
 5f6:	1f 92       	push	r1
 5f8:	0f 92       	push	r0
 5fa:	0f b6       	in	r0, 0x3f	; 63
 5fc:	0f 92       	push	r0
 5fe:	11 24       	eor	r1, r1
 600:	8f 93       	push	r24
 602:	9f 93       	push	r25
 604:	af 93       	push	r26
 606:	bf 93       	push	r27
 608:	80 91 00 01 	lds	r24, 0x0100
 60c:	90 91 01 01 	lds	r25, 0x0101
 610:	a0 91 02 01 	lds	r26, 0x0102
 614:	b0 91 03 01 	lds	r27, 0x0103
 618:	01 96       	adiw	r24, 0x01	; 1
 61a:	a1 1d       	adc	r26, r1
 61c:	b1 1d       	adc	r27, r1
 61e:	80 93 00 01 	sts	0x0100, r24
 622:	90 93 01 01 	sts	0x0101, r25
 626:	a0 93 02 01 	sts	0x0102, r26
 62a:	b0 93 03 01 	sts	0x0103, r27
 62e:	bf 91       	pop	r27
 630:	af 91       	pop	r26
 632:	9f 91       	pop	r25
 634:	8f 91       	pop	r24
 636:	0f 90       	pop	r0
 638:	0f be       	out	0x3f, r0	; 63
 63a:	0f 90       	pop	r0
 63c:	1f 90       	pop	r1
 63e:	18 95       	reti

00000640 <__udivmodhi4>:
 640:	aa 1b       	sub	r26, r26
 642:	bb 1b       	sub	r27, r27
 644:	51 e1       	ldi	r21, 0x11	; 17
 646:	07 c0       	rjmp	.+14     	; 0x656 <__udivmodhi4_ep>

00000648 <__udivmodhi4_loop>:
 648:	aa 1f       	adc	r26, r26
 64a:	bb 1f       	adc	r27, r27
 64c:	a6 17       	cp	r26, r22
 64e:	b7 07       	cpc	r27, r23
 650:	10 f0       	brcs	.+4      	; 0x656 <__udivmodhi4_ep>
 652:	a6 1b       	sub	r26, r22
 654:	b7 0b       	sbc	r27, r23

00000656 <__udivmodhi4_ep>:
 656:	88 1f       	adc	r24, r24
 658:	99 1f       	adc	r25, r25
 65a:	5a 95       	dec	r21
 65c:	a9 f7       	brne	.-22     	; 0x648 <__udivmodhi4_loop>
 65e:	80 95       	com	r24
 660:	90 95       	com	r25
 662:	bc 01       	movw	r22, r24
 664:	cd 01       	movw	r24, r26
 666:	08 95       	ret

00000668 <_exit>:
 668:	f8 94       	cli

0000066a <__stop_program>:
 66a:	ff cf       	rjmp	.-2      	; 0x66a <__stop_program>
