

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:55:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.294 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_241  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_248  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_255  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_262  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_269  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_276  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_283  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_290  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_297  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_304  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_311  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_318  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_325  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_332  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_339  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_346  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_353  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_360  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_1_fu_367  |operator_1  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     23|        -|        -|    -|
|Expression           |        -|     29|        0|     1974|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       19|      -|       38|     2185|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1992|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       19|     52|     2030|     4259|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+---+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |grp_operator_1_fu_311  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_318  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_325  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_332  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_339  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_346  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_353  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_360  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_1_fu_367  |operator_1  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_241  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_248  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_255  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_262  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_269  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_276  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_283  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_290  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_297  |operator_s  |        1|      0|  2|  115|    0|
    |grp_operator_s_fu_304  |operator_s  |        1|      0|  2|  115|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |Total                  |            |       19|      0| 38| 2185|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                     |      Expression     |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U23  |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1  | (i0 + i1) * i2 + i3 |
    |myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1_U25    |myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1    | i0 + (i1 + i2) * i3 |
    |myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1_U15    |myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1    | (i0 - i1) * i2 + i3 |
    |myproject_mac_mul_sub_15s_7s_17s_21_1_1_U16          |myproject_mac_mul_sub_15s_7s_17s_21_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_14s_11ns_15ns_22_1_1_U13        |myproject_mac_muladd_14s_11ns_15ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_17ns_22_1_1_U11        |myproject_mac_muladd_14s_11ns_17ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_20ns_24_1_1_U12        |myproject_mac_muladd_14s_11ns_20ns_24_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_12ns_22ns_22_1_1_U24        |myproject_mac_muladd_14s_12ns_22ns_22_1_1        |     i0 + i1 * i2    |
    |myproject_mac_muladd_14s_7s_22s_23_1_1_U19           |myproject_mac_muladd_14s_7s_22s_23_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_14s_9ns_22s_22_1_1_U7           |myproject_mac_muladd_14s_9ns_22s_22_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_20s_9s_30s_31_1_1_U21           |myproject_mac_muladd_20s_9s_30s_31_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_24s_14s_30ns_30_1_1_U22         |myproject_mac_muladd_24s_14s_30ns_30_1_1         |     i0 + i1 * i2    |
    |myproject_mac_mulsub_16s_16s_22ns_22_1_1_U20         |myproject_mac_mulsub_16s_16s_22ns_22_1_1         |     i0 - i1 * i1    |
    |myproject_mul_mul_14s_14s_28_1_1_U8                  |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U17                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U18                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_8ns_22_1_1_U6                  |myproject_mul_mul_14s_8ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_14s_9s_22_1_1_U5                   |myproject_mul_mul_14s_9s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_14s_9s_22_1_1_U10                  |myproject_mul_mul_14s_9s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_15s_7ns_21_1_1_U14                 |myproject_mul_mul_15s_7ns_21_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16ns_14s_32_1_1_U27                |myproject_mul_mul_16ns_14s_32_1_1                |       i0 * i1       |
    |myproject_mul_mul_16s_16s_32_1_1_U9                  |myproject_mul_mul_16s_16s_32_1_1                 |       i0 * i0       |
    |myproject_mul_mul_21s_18s_42_1_1_U26                 |myproject_mul_mul_21s_18s_42_1_1                 |       i0 * i1       |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_1204_p2          |     *    |      2|  0|  30|          30|          14|
    |mul_ln1192_11_fu_1256_p2          |     *    |      2|  0|  20|          44|          18|
    |mul_ln1192_2_fu_1070_p2           |     *    |      2|  0|  27|          39|           7|
    |mul_ln1192_3_fu_1170_p2           |     *    |      3|  0|  21|          46|           9|
    |mul_ln1192_4_fu_1225_p2           |     *    |      3|  0|  28|          51|           9|
    |mul_ln1192_6_fu_1122_p2           |     *    |      3|  0|  17|          45|          14|
    |mul_ln1192_7_fu_1182_p2           |     *    |      3|  0|  32|          55|          14|
    |mul_ln700_1_fu_959_p2             |     *    |      2|  0|  20|          32|          23|
    |mul_ln700_2_fu_984_p2             |     *    |      3|  0|  37|          60|          18|
    |r_V_17_fu_790_p2                  |     *    |      4|  0|  20|          32|          32|
    |r_V_18_fu_796_p2                  |     *    |      0|  0|  49|           9|           9|
    |r_V_19_fu_840_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_20_fu_1002_p2                 |     *    |      2|  0|  25|          31|          14|
    |r_V_21_fu_1012_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_22_fu_1132_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_23_fu_1141_p2                 |     *    |      0|  0|  40|           8|           8|
    |r_V_24_fu_1150_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_26_fu_1191_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_27_fu_1213_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_28_fu_568_p2                  |     *    |      0|  0|  49|           9|           5|
    |r_V_29_fu_1031_p2                 |     *    |      0|  0|  49|           9|           9|
    |r_V_31_fu_636_p2                  |     *    |      0|  0|  33|           7|           7|
    |add_ln700_1_fu_750_p2             |     +    |      0|  0|  62|          30|          30|
    |add_ln703_1_fu_585_p2             |     +    |      0|  0|  62|          14|           7|
    |add_ln703_2_fu_436_p2             |     +    |      0|  0|  21|          14|           8|
    |add_ln703_3_fu_642_p2             |     +    |      0|  0|  21|          14|           5|
    |add_ln703_fu_408_p2               |     +    |      0|  0|  21|          14|          14|
    |ret_V_14_fu_505_p2                |     +    |      0|  0|  23|          16|           8|
    |ret_V_16_fu_811_p2                |     +    |      0|  0|  23|          16|           8|
    |ret_V_19_fu_519_p2                |     +    |      0|  0|  17|          10|           7|
    |ret_V_21_fu_990_p2                |     +    |      0|  0|  38|          31|          25|
    |ret_V_26_fu_1021_p2               |     +    |      0|  0|  15|           8|           7|
    |ret_V_33_fu_480_p2                |     +    |      0|  0|  29|          22|          16|
    |ret_V_34_fu_1049_p2               |     +    |      0|  0|  37|          30|          30|
    |ret_V_36_fu_1262_p2               |     +    |      0|  0|  66|          59|          57|
    |ret_V_40_fu_1100_p2               |     +    |      0|  0|  62|          62|          62|
    |ret_V_44_fu_1234_p2               |     +    |      0|  0|  80|          73|          73|
    |ret_V_48_fu_1289_p2               |     +    |      0|  0|  72|          65|          65|
    |ret_V_fu_606_p2                   |     +    |      0|  0|  62|          15|          10|
    |r_V_10_fu_729_p2                  |     -    |      0|  0|  39|          32|          32|
    |r_V_14_fu_777_p2                  |     -    |      0|  0|  39|          32|          32|
    |r_V_30_fu_591_p2                  |     -    |      0|  0|  22|           1|          15|
    |r_V_33_fu_687_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_10_fu_940_p2                |     -    |      0|  0|  25|          18|          18|
    |ret_V_35_fu_600_p2                |     -    |      0|  0|  62|          15|          15|
    |ret_V_37_fu_471_p2                |     -    |      0|  0|  22|          15|          15|
    |ret_V_38_fu_802_p2                |     -    |      0|  0|  22|          15|          15|
    |sub_ln1192_fu_705_p2              |     -    |      0|  0|  62|          30|          30|
    |sub_ln700_1_fu_1083_p2            |     -    |      0|  0|  62|          62|          62|
    |sub_ln700_fu_972_p2               |     -    |      0|  0|  53|          46|          46|
    |sub_ln703_1_fu_430_p2             |     -    |      0|  0|  21|          14|          14|
    |sub_ln703_fu_581_p2               |     -    |      0|  0|  62|          14|          14|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     29|  0|1974|        1363|        1020|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  224|        448|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  227|        454|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1685                |   28|   0|   30|          2|
    |add_ln700_reg_1725                  |   30|   0|   30|          0|
    |add_ln703_1_reg_1639                |   14|   0|   14|          0|
    |add_ln703_2_reg_1545                |   14|   0|   14|          0|
    |add_ln703_3_reg_1670                |   14|   0|   14|          0|
    |add_ln703_reg_1520                  |   14|   0|   14|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |grp_operator_1_fu_318_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_325_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_332_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_339_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_346_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_353_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_360_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_1_fu_367_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_255_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_262_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_269_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_276_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_283_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_290_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_297_ap_start_reg  |    1|   0|    1|          0|
    |grp_operator_s_fu_304_ap_start_reg  |    1|   0|    1|          0|
    |lhs_V_2_reg_1567                    |   15|   0|   15|          0|
    |mul_ln1192_10_reg_1825              |   46|   0|   46|          0|
    |mul_ln1192_11_reg_1845              |   57|   0|   57|          0|
    |mul_ln1192_1_reg_1535               |   22|   0|   22|          0|
    |mul_ln1192_2_reg_1775               |   49|   0|   49|          0|
    |mul_ln1192_3_reg_1815               |   51|   0|   51|          0|
    |mul_ln1192_4_reg_1835               |   59|   0|   59|          0|
    |mul_ln1192_6_reg_1790               |   55|   0|   55|          0|
    |mul_ln1192_7_reg_1820               |   67|   0|   67|          0|
    |mul_ln700_2_reg_1745                |   62|   0|   62|          0|
    |mul_ln728_reg_1604                  |   22|   0|   22|          0|
    |p_10_reg_1805                       |    7|   0|    7|          0|
    |p_11_reg_1810                       |    9|   0|    9|          0|
    |p_3_reg_1780                        |    9|   0|    9|          0|
    |p_3_reg_1780_pp0_iter5_reg          |    9|   0|    9|          0|
    |p_7_reg_1765                        |    7|   0|    7|          0|
    |p_8_reg_1665                        |    7|   0|    7|          0|
    |p_8_reg_1665_pp0_iter3_reg          |    7|   0|    7|          0|
    |p_9_reg_1735                        |    9|   0|    9|          0|
    |p_9_reg_1735_pp0_iter4_reg          |    9|   0|    9|          0|
    |p_Val2_13_reg_1550                  |   14|   0|   14|          0|
    |p_Val2_13_reg_1550_pp0_iter1_reg    |   14|   0|   14|          0|
    |p_Val2_14_reg_1649                  |    7|   0|    7|          0|
    |p_Val2_16_reg_1660                  |    9|   0|    9|          0|
    |p_Val2_1_reg_1500                   |   14|   0|   14|          0|
    |p_Val2_1_reg_1500_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_6_reg_1525                   |   14|   0|   14|          0|
    |p_Val2_6_reg_1525_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_7_reg_1490                   |   14|   0|   14|          0|
    |p_Val2_7_reg_1490_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_Val2_s_20_reg_1588                |    7|   0|    7|          0|
    |p_Val2_s_reg_1506                   |   14|   0|   14|          0|
    |p_Val2_s_reg_1506_pp0_iter1_reg     |   14|   0|   14|          0|
    |p_s_reg_1577                        |    9|   0|    9|          0|
    |r_V_10_reg_1675                     |   30|   0|   32|          2|
    |r_V_13_reg_1593                     |   28|   0|   28|          0|
    |r_V_16_reg_1599                     |   32|   0|   32|          0|
    |r_V_17_reg_1690                     |   60|   0|   60|          0|
    |r_V_18_reg_1695                     |   18|   0|   18|          0|
    |r_V_20_reg_1750                     |   46|   0|   46|          0|
    |r_V_21_reg_1755                     |   14|   0|   14|          0|
    |r_V_22_reg_1795                     |   14|   0|   14|          0|
    |r_V_25_reg_1800                     |   32|   0|   32|          0|
    |r_V_27_reg_1830                     |   18|   0|   18|          0|
    |r_V_31_reg_1654                     |   14|   0|   14|          0|
    |r_V_4_reg_1730                      |   42|   0|   42|          0|
    |ret_V_12_reg_1680                   |   23|   0|   23|          0|
    |ret_V_19_reg_1609                   |   10|   0|   10|          0|
    |ret_V_23_reg_1619                   |   24|   0|   24|          0|
    |ret_V_26_reg_1760                   |    8|   0|    8|          0|
    |ret_V_31_reg_1629                   |   21|   0|   21|          0|
    |ret_V_32_reg_1634                   |   19|   0|   19|          0|
    |ret_V_37_reg_1572                   |   15|   0|   15|          0|
    |ret_V_41_reg_1705                   |   31|   0|   31|          0|
    |ret_V_9_reg_1644                    |   21|   0|   21|          0|
    |sext_ln1118_2_reg_1515              |   22|   0|   22|          0|
    |sub_ln700_reg_1740                  |   46|   0|   46|          0|
    |sub_ln703_1_reg_1540                |   14|   0|   14|          0|
    |tmp_8_reg_1840                      |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1770              |   14|   0|   14|          0|
    |trunc_ln708_2_reg_1562              |   14|   0|   14|          0|
    |trunc_ln708_3_reg_1720              |   14|   0|   14|          0|
    |trunc_ln708_4_reg_1700              |   14|   0|   14|          0|
    |trunc_ln708_5_reg_1785              |   14|   0|   14|          0|
    |trunc_ln708_6_reg_1614              |   14|   0|   14|          0|
    |trunc_ln708_7_reg_1710              |   14|   0|   14|          0|
    |trunc_ln708_9_reg_1624              |   14|   0|   14|          0|
    |trunc_ln708_s_reg_1715              |   14|   0|   14|          0|
    |trunc_ln_reg_1583                   |   14|   0|   14|          0|
    |x_V_ap_vld_preg                     |    1|   0|    1|          0|
    |x_V_preg                            |  224|   0|  224|          0|
    |trunc_ln708_1_reg_1770              |   64|  32|   14|          0|
    |trunc_ln708_5_reg_1785              |   64|  32|   14|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1992|  64| 1896|          4|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  224|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   14|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   14|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   14|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   14|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   14|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 9 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %p_Val2_s to i22" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 %p_Val2_1, %p_Val2_s" [firmware/myproject.cpp:50]   --->   Operation 14 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.97ns)   --->   "%p_s = call fastcc i9 @"operator()"(i14 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 16 'call' 'p_s' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1118_2, -181" [firmware/myproject.cpp:50]   --->   Operation 17 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i224 %x_V_read to i14" [firmware/myproject.cpp:51]   --->   Operation 18 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.97ns)   --->   "%p_Val2_s_20 = call fastcc i7 @"operator().1"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 19 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%sub_ln703_1 = sub i14 %p_Val2_7, %p_Val2_1" [firmware/myproject.cpp:51]   --->   Operation 20 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 %p_Val2_6, -99" [firmware/myproject.cpp:51]   --->   Operation 21 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 22 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i22 %sext_ln1118_2, 98" [firmware/myproject.cpp:51]   --->   Operation 23 'mul' 'r_V_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V_32, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 24 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.97ns)   --->   "%p_Val2_26 = call fastcc i9 @"operator()"(i14 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 25 'call' 'p_Val2_26' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.07>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %p_Val2_7 to i24" [firmware/myproject.cpp:53]   --->   Operation 26 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i14 %p_Val2_7 to i15" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 28 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%ret_V_37 = sub i15 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 29 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (3.97ns)   --->   "%p_0 = call fastcc i7 @"operator().1"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 30 'call' 'p_0' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (1.15ns)   --->   "%p_s = call fastcc i9 @"operator()"(i14 %p_Val2_6)" [firmware/myproject.cpp:50]   --->   Operation 31 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_6 to i22" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, 181" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 34 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%ret_V_33 = add i22 %add_ln1192, 51200" [firmware/myproject.cpp:50]   --->   Operation 35 'add' 'ret_V_33' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_33, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.15ns)   --->   "%p_Val2_s_20 = call fastcc i7 @"operator().1"(i14 %trunc_ln51)" [firmware/myproject.cpp:51]   --->   Operation 37 'call' 'p_Val2_s_20' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [2/2] (3.97ns)   --->   "%p_4 = call fastcc i7 @"operator().1"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 38 'call' 'p_4' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [2/2] (3.97ns)   --->   "%p_Val2_12 = call fastcc i9 @"operator()"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 39 'call' 'p_Val2_12' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [2/2] (3.97ns)   --->   "%p_Val2_14 = call fastcc i7 @"operator().1"(i14 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 40 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [2/2] (3.97ns)   --->   "%p_Val2_16 = call fastcc i9 @"operator()"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'p_Val2_16' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [2/2] (3.97ns)   --->   "%p_8 = call fastcc i7 @"operator().1"(i14 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 42 'call' 'p_8' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_12 = sext i14 %p_Val2_13 to i28" [firmware/myproject.cpp:52]   --->   Operation 43 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i14 %p_Val2_13 to i22" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i28 %r_V_12, %r_V_12" [firmware/myproject.cpp:52]   --->   Operation 45 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i15 %ret_V_37 to i16" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%ret_V_14 = add nsw i16 %lhs_V_3, 140" [firmware/myproject.cpp:52]   --->   Operation 47 'add' 'ret_V_14' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_15 = sext i16 %ret_V_14 to i32" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul nsw i32 %r_V_15, %r_V_15" [firmware/myproject.cpp:52]   --->   Operation 49 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 %sext_ln1118_2, -174" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/2] (1.15ns)   --->   "%p_Val2_26 = call fastcc i9 @"operator()"(i14 %p_Val2_13)" [firmware/myproject.cpp:53]   --->   Operation 51 'call' 'p_Val2_26' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i9 %p_Val2_26 to i10" [firmware/myproject.cpp:53]   --->   Operation 52 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.71ns)   --->   "%ret_V_19 = add i10 %sext_ln703_4, 109" [firmware/myproject.cpp:53]   --->   Operation 53 'add' 'ret_V_19' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1116_3, 604" [firmware/myproject.cpp:53]   --->   Operation 54 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i22 %mul_ln1192_5, 55808" [firmware/myproject.cpp:53]   --->   Operation 55 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_42, i32 8, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 56 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln703 = mul i24 %sext_ln703, 604" [firmware/myproject.cpp:53]   --->   Operation 57 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = add i24 %mul_ln703, 289536" [firmware/myproject.cpp:53]   --->   Operation 58 'add' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1116_3, 733" [firmware/myproject.cpp:54]   --->   Operation 59 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i22 %mul_ln1192_8, 11264" [firmware/myproject.cpp:54]   --->   Operation 60 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_45, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 61 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i14 %p_Val2_7 to i22" [firmware/myproject.cpp:54]   --->   Operation 62 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %p_Val2_1 to i21" [firmware/myproject.cpp:50]   --->   Operation 63 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i15 %ret_V_37 to i21" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_31 = mul i21 %sext_ln1193_1, 46" [firmware/myproject.cpp:50]   --->   Operation 65 'mul' 'ret_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_5 = sext i14 %p_Val2_s to i28" [firmware/myproject.cpp:50]   --->   Operation 66 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%r_V = sext i14 %p_Val2_s to i15" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i7 @"operator().1"(i14 %add_ln703)" [firmware/myproject.cpp:50]   --->   Operation 68 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i7 %p_0 to i15" [firmware/myproject.cpp:50]   --->   Operation 69 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sub_ln1193_1 = sub i15 %r_V, %sext_ln1193_2" [firmware/myproject.cpp:50]   --->   Operation 70 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln700_1 = sext i15 %sub_ln1193_1 to i19" [firmware/myproject.cpp:50]   --->   Operation 71 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln700_5 = mul i19 %sext_ln700_1, 22" [firmware/myproject.cpp:50]   --->   Operation 72 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %p_s to i18" [firmware/myproject.cpp:50]   --->   Operation 73 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %p_s to i15" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.46ns)   --->   "%r_V_28 = mul i15 %sext_ln1118_5, 22" [firmware/myproject.cpp:50]   --->   Operation 75 'mul' 'r_V_28' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i15 %r_V_28 to i19" [firmware/myproject.cpp:50]   --->   Operation 76 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i19 %mul_ln700_5, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 77 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_8 = sext i14 %p_Val2_6 to i28" [firmware/myproject.cpp:50]   --->   Operation 78 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.97ns)   --->   "%p_1 = call fastcc i9 @"operator()"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 79 'call' 'p_1' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i14 %p_Val2_7, %p_Val2_6" [firmware/myproject.cpp:50]   --->   Operation 80 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i14 %sub_ln703, 74" [firmware/myproject.cpp:50]   --->   Operation 81 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.76ns)   --->   "%r_V_30 = sub i15 0, %r_V" [firmware/myproject.cpp:51]   --->   Operation 82 'sub' 'r_V_30' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i7 %p_Val2_s_20 to i15" [firmware/myproject.cpp:51]   --->   Operation 83 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i15 %r_V_30, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 84 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V = add i15 %ret_V_35, 830" [firmware/myproject.cpp:51]   --->   Operation 85 'add' 'ret_V' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/2] (1.15ns)   --->   "%p_4 = call fastcc i7 @"operator().1"(i14 %sub_ln703_1)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_4' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %ret_V to i21" [firmware/myproject.cpp:51]   --->   Operation 87 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i7 %p_4 to i21" [firmware/myproject.cpp:51]   --->   Operation 88 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.49ns) (grouped into DSP with root node ret_V_9)   --->   "%mul_ln728_1 = mul i21 %sext_ln728, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 89 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i9 @"operator()"(i14 %add_ln703_2)" [firmware/myproject.cpp:51]   --->   Operation 90 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %p_Val2_12, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 91 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i17 %tmp_2 to i21" [firmware/myproject.cpp:51]   --->   Operation 92 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_9 = sub i21 %mul_ln728_1, %sext_ln1193_3" [firmware/myproject.cpp:51]   --->   Operation 93 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/2] (1.15ns)   --->   "%p_Val2_14 = call fastcc i7 @"operator().1"(i14 %p_Val2_13)" [firmware/myproject.cpp:51]   --->   Operation 94 'call' 'p_Val2_14' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i7 %p_Val2_14 to i14" [firmware/myproject.cpp:51]   --->   Operation 95 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.27ns)   --->   "%r_V_31 = mul i14 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 96 'mul' 'r_V_31' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (1.15ns)   --->   "%p_Val2_16 = call fastcc i9 @"operator()"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 97 'call' 'p_Val2_16' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i7 @"operator().1"(i14 %p_Val2_6)" [firmware/myproject.cpp:51]   --->   Operation 98 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [2/2] (3.97ns)   --->   "%p_9 = call fastcc i9 @"operator()"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 99 'call' 'p_9' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [1/1] (0.76ns)   --->   "%add_ln703_3 = add i14 %p_Val2_13, -14" [firmware/myproject.cpp:51]   --->   Operation 100 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i28 %r_V_5, %r_V_5" [firmware/myproject.cpp:52]   --->   Operation 101 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i28 %r_V_6 to i26" [firmware/myproject.cpp:52]   --->   Operation 102 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_6, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 103 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_BitConcatenate.i30.i26.i4(i26 %trunc_ln1118, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 104 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %p_Val2_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 105 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i18 %shl_ln1118_2 to i19" [firmware/myproject.cpp:52]   --->   Operation 106 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_s, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %shl_ln1118_3 to i19" [firmware/myproject.cpp:52]   --->   Operation 108 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.79ns)   --->   "%r_V_33 = sub i19 %sext_ln1118_10, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 109 'sub' 'r_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i27 @_ssdm_op_BitConcatenate.i27.i19.i8(i19 %r_V_33, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 110 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i27 %rhs_V_1 to i30" [firmware/myproject.cpp:52]   --->   Operation 111 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i30 %shl_ln1118_1, %tmp_7" [firmware/myproject.cpp:52]   --->   Operation 112 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i28 %r_V_8, %r_V_8" [firmware/myproject.cpp:52]   --->   Operation 113 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_9, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 114 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_9, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 115 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i30 %shl_ln1118_5 to i32" [firmware/myproject.cpp:52]   --->   Operation 116 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.88ns)   --->   "%r_V_10 = sub i32 %shl_ln1118_4, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 117 'sub' 'r_V_10' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i7 %p_8 to i21" [firmware/myproject.cpp:52]   --->   Operation 118 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.49ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_34 = mul i21 %sext_ln1118, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 119 'mul' 'r_V_34' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%sext_ln1118_14 = sext i21 %r_V_34 to i23" [firmware/myproject.cpp:52]   --->   Operation 120 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 121 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i22 %lhs_V_1 to i23" [firmware/myproject.cpp:52]   --->   Operation 122 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_12 = add i23 %sext_ln728_2, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 123 'add' 'ret_V_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i30 %sext_ln1192_9, %sub_ln1192" [firmware/myproject.cpp:52]   --->   Operation 124 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i14 %p_Val2_13 to i15" [firmware/myproject.cpp:52]   --->   Operation 125 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_13, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 126 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_13, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 127 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i30 %shl_ln1118_7 to i32" [firmware/myproject.cpp:52]   --->   Operation 128 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.88ns)   --->   "%r_V_14 = sub i32 %shl_ln1118_6, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 129 'sub' 'r_V_14' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %r_V_14 to i60" [firmware/myproject.cpp:52]   --->   Operation 130 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i32 %r_V_16 to i60" [firmware/myproject.cpp:52]   --->   Operation 131 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (3.17ns)   --->   "%r_V_17 = mul i60 %sext_ln1116_6, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 132 'mul' 'r_V_17' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.46ns)   --->   "%r_V_18 = mul i18 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 133 'mul' 'r_V_18' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.76ns)   --->   "%ret_V_38 = sub i15 %lhs_V_2, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 134 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i15 %ret_V_38 to i16" [firmware/myproject.cpp:52]   --->   Operation 135 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.77ns)   --->   "%ret_V_16 = add nsw i16 %lhs_V_4, 178" [firmware/myproject.cpp:52]   --->   Operation 136 'add' 'ret_V_16' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %ret_V_16 to i22" [firmware/myproject.cpp:52]   --->   Operation 137 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_6, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 138 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i22 %sext_ln1118_17, %sext_ln1118_17" [firmware/myproject.cpp:52]   --->   Operation 139 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i22 %lhs_V_5, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 140 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_39, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 141 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i10 %ret_V_19 to i20" [firmware/myproject.cpp:53]   --->   Operation 142 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.70ns)   --->   "%r_V_19 = mul i20 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 143 'mul' 'r_V_19' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i20 %r_V_19 to i29" [firmware/myproject.cpp:53]   --->   Operation 144 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 145 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i30 %lhs_V_6 to i31" [firmware/myproject.cpp:53]   --->   Operation 146 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i29 %sext_ln728_4, -174" [firmware/myproject.cpp:53]   --->   Operation 147 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node ret_V_41)   --->   "%sext_ln1193 = sext i29 %mul_ln1193_1 to i31" [firmware/myproject.cpp:53]   --->   Operation 148 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i31 %sext_ln728_5, %sext_ln1193" [firmware/myproject.cpp:53]   --->   Operation 149 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [2/2] (3.97ns)   --->   "%p_5 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 150 'call' 'p_5' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %p_Val2_7 to i30" [firmware/myproject.cpp:53]   --->   Operation 151 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i24 %ret_V_23 to i30" [firmware/myproject.cpp:53]   --->   Operation 152 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln700_3 = mul i30 %sext_ln700_9, %sext_ln700_8" [firmware/myproject.cpp:53]   --->   Operation 153 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_13, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 154 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i30 %rhs_V_5, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 155 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_43, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 156 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (3.97ns)   --->   "%p_7 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 157 'call' 'p_7' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%add_ln1192_18 = add i15 %r_V, %rhs_V_3" [firmware/myproject.cpp:54]   --->   Operation 158 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node ret_V_46)   --->   "%sext_ln1192_16 = sext i15 %add_ln1192_18 to i22" [firmware/myproject.cpp:54]   --->   Operation 159 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_9 = mul i22 %sext_ln1192_16, 113" [firmware/myproject.cpp:54]   --->   Operation 160 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i22 %mul_ln1192_9, 25088" [firmware/myproject.cpp:54]   --->   Operation 161 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_46, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 162 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln700_4 = mul i22 %sext_ln700, 1251" [firmware/myproject.cpp:54]   --->   Operation 163 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_13, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 164 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i22 %rhs_V_6, %mul_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 165 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_47, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 166 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i19 %ret_V_32 to i20" [firmware/myproject.cpp:50]   --->   Operation 167 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_5 = add i20 %sext_ln1192_2, -79872" [firmware/myproject.cpp:50]   --->   Operation 168 'add' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i9 @"operator()"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 169 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_2 = sext i20 %ret_V_5 to i29" [firmware/myproject.cpp:50]   --->   Operation 170 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i9 %p_1 to i29" [firmware/myproject.cpp:50]   --->   Operation 171 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i29 %sext_ln700_2, %sext_ln700_10" [firmware/myproject.cpp:50]   --->   Operation 172 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i29 %mul_ln700 to i30" [firmware/myproject.cpp:50]   --->   Operation 173 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%lhs_V = call i29 @_ssdm_op_BitConcatenate.i29.i21.i8(i21 %ret_V_31, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 174 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i29 %lhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 175 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i30 %sext_ln700_3, %sext_ln700_11" [firmware/myproject.cpp:50]   --->   Operation 176 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/2] (3.97ns)   --->   "%p_2 = call fastcc i9 @"operator()"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 177 'call' 'p_2' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %r_V_31 to i18" [firmware/myproject.cpp:51]   --->   Operation 178 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %p_Val2_16, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 179 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i17 %tmp_3 to i18" [firmware/myproject.cpp:51]   --->   Operation 180 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.79ns)   --->   "%ret_V_10 = sub i18 %sext_ln1118_7, %sext_ln1193_4" [firmware/myproject.cpp:51]   --->   Operation 181 'sub' 'ret_V_10' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %ret_V_9 to i42" [firmware/myproject.cpp:51]   --->   Operation 182 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i18 %ret_V_10 to i42" [firmware/myproject.cpp:51]   --->   Operation 183 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i42 %sext_ln1118_8, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 184 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i9 @"operator()"(i14 %p_Val2_7)" [firmware/myproject.cpp:51]   --->   Operation 185 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 186 [2/2] (3.97ns)   --->   "%p_3 = call fastcc i9 @"operator()"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 186 'call' 'p_3' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i32 %r_V_10 to i46" [firmware/myproject.cpp:52]   --->   Operation 187 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i23 %ret_V_12 to i46" [firmware/myproject.cpp:52]   --->   Operation 188 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (3.17ns)   --->   "%mul_ln700_1 = mul i46 %sext_ln700_4, %sext_ln700_5" [firmware/myproject.cpp:52]   --->   Operation 189 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %add_ln700_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 190 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.95ns)   --->   "%sub_ln700 = sub i46 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 191 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i60 %r_V_17 to i62" [firmware/myproject.cpp:52]   --->   Operation 192 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i18 %r_V_18 to i62" [firmware/myproject.cpp:52]   --->   Operation 193 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (3.85ns)   --->   "%mul_ln700_2 = mul i62 %sext_ln700_6, %sext_ln700_7" [firmware/myproject.cpp:52]   --->   Operation 194 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [2/2] (3.97ns)   --->   "%p_Val2_24 = call fastcc i9 @"operator()"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 195 'call' 'p_Val2_24' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 196 [1/1] (0.87ns)   --->   "%ret_V_21 = add i31 %ret_V_41, 28049408" [firmware/myproject.cpp:53]   --->   Operation 196 'add' 'ret_V_21' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i31 %ret_V_21 to i46" [firmware/myproject.cpp:53]   --->   Operation 197 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %r_V_31 to i46" [firmware/myproject.cpp:53]   --->   Operation 198 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (3.09ns)   --->   "%r_V_20 = mul i46 %sext_ln1118_18, %sext_ln1118_19" [firmware/myproject.cpp:53]   --->   Operation 199 'mul' 'r_V_20' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 200 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i7 %p_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 201 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.27ns)   --->   "%r_V_21 = mul i14 %sext_ln1116_8, %sext_ln1116_8" [firmware/myproject.cpp:53]   --->   Operation 202 'mul' 'r_V_21' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [2/2] (3.97ns)   --->   "%p_6 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 203 'call' 'p_6' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i7 %p_Val2_14 to i8" [firmware/myproject.cpp:54]   --->   Operation 204 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.70ns)   --->   "%ret_V_26 = add i8 %sext_ln1192_15, 121" [firmware/myproject.cpp:54]   --->   Operation 205 'add' 'ret_V_26' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_9)" [firmware/myproject.cpp:54]   --->   Operation 206 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 207 [2/2] (3.97ns)   --->   "%p_10 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 207 'call' 'p_10' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 208 [2/2] (3.97ns)   --->   "%p_11 = call fastcc i9 @"operator()"(i14 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 208 'call' 'p_11' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 209 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i9 @"operator()"(i14 %add_ln703_1)" [firmware/myproject.cpp:50]   --->   Operation 209 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %p_2 to i18" [firmware/myproject.cpp:50]   --->   Operation 210 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (1.46ns)   --->   "%r_V_29 = mul i18 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 211 'mul' 'r_V_29' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_1 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %r_V_29, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 212 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%rhs_V = sext i26 %tmp_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 213 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.86ns)   --->   "%ret_V_34 = add i30 %rhs_V, %add_ln700" [firmware/myproject.cpp:50]   --->   Operation 214 'add' 'ret_V_34' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_34, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 215 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i42 %r_V_4 to i49" [firmware/myproject.cpp:51]   --->   Operation 216 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i7 %p_8 to i49" [firmware/myproject.cpp:51]   --->   Operation 217 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (3.31ns)   --->   "%mul_ln1192_2 = mul i49 %sext_ln1192_3, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 218 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/2] (1.15ns)   --->   "%p_3 = call fastcc i9 @"operator()"(i14 %add_ln703_3)" [firmware/myproject.cpp:51]   --->   Operation 219 'call' 'p_3' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i62 @_ssdm_op_BitConcatenate.i62.i46.i16(i46 %sub_ln700, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 220 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i62 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 221 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/2] (1.15ns)   --->   "%p_Val2_24 = call fastcc i9 @"operator()"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 222 'call' 'p_Val2_24' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_9 = call i57 @_ssdm_op_BitConcatenate.i57.i9.i48(i9 %p_Val2_24, i48 0)" [firmware/myproject.cpp:52]   --->   Operation 223 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i57 %tmp_9 to i62" [firmware/myproject.cpp:52]   --->   Operation 224 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i62 %rhs_V_4, %sub_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 225 'add' 'ret_V_40' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %ret_V_40, i32 48, i32 61)" [firmware/myproject.cpp:52]   --->   Operation 226 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i46 %r_V_20 to i55" [firmware/myproject.cpp:53]   --->   Operation 227 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i14 %r_V_21 to i55" [firmware/myproject.cpp:53]   --->   Operation 228 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (3.76ns)   --->   "%mul_ln1192_6 = mul i55 %sext_ln1192_10, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 229 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 230 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i7 %p_6 to i14" [firmware/myproject.cpp:53]   --->   Operation 231 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.27ns)   --->   "%r_V_22 = mul i14 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 232 'mul' 'r_V_22' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %ret_V_26 to i16" [firmware/myproject.cpp:54]   --->   Operation 233 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.55ns)   --->   "%r_V_23 = mul i16 %zext_ln1118, %zext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 234 'mul' 'r_V_23' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i7 %p_7 to i14" [firmware/myproject.cpp:54]   --->   Operation 235 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (1.27ns)   --->   "%r_V_24 = mul i14 %sext_ln1116_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 236 'mul' 'r_V_24' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %r_V_23 to i32" [firmware/myproject.cpp:54]   --->   Operation 237 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i14 %r_V_24 to i32" [firmware/myproject.cpp:54]   --->   Operation 238 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul i32 %zext_ln1118_1, %sext_ln1118_20" [firmware/myproject.cpp:54]   --->   Operation 239 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 240 [1/2] (1.15ns)   --->   "%p_10 = call fastcc i7 @"operator().1"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:54]   --->   Operation 240 'call' 'p_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 241 [1/2] (1.15ns)   --->   "%p_11 = call fastcc i9 @"operator()"(i14 %trunc_ln708_3)" [firmware/myproject.cpp:54]   --->   Operation 241 'call' 'p_11' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.29>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i49 %mul_ln1192_2 to i51" [firmware/myproject.cpp:51]   --->   Operation 242 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i9 %p_9 to i51" [firmware/myproject.cpp:51]   --->   Operation 243 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (3.75ns)   --->   "%mul_ln1192_3 = mul i51 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 244 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i55 %mul_ln1192_6 to i67" [firmware/myproject.cpp:53]   --->   Operation 245 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i14 %r_V_22 to i67" [firmware/myproject.cpp:53]   --->   Operation 246 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (3.79ns)   --->   "%mul_ln1192_7 = mul i67 %sext_ln1192_12, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 247 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.79> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i7 %p_10 to i14" [firmware/myproject.cpp:54]   --->   Operation 248 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.27ns)   --->   "%r_V_26 = mul i14 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 249 'mul' 'r_V_26' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i32 %r_V_25 to i46" [firmware/myproject.cpp:54]   --->   Operation 250 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i14 %r_V_26 to i46" [firmware/myproject.cpp:54]   --->   Operation 251 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (3.02ns)   --->   "%mul_ln1192_10 = mul i46 %sext_ln1192_17, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 252 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i9 %p_11 to i18" [firmware/myproject.cpp:54]   --->   Operation 253 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.46ns)   --->   "%r_V_27 = mul i18 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 254 'mul' 'r_V_27' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i51 %mul_ln1192_3 to i59" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i9 %p_3 to i59" [firmware/myproject.cpp:51]   --->   Operation 256 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (3.74ns)   --->   "%mul_ln1192_4 = mul i59 %sext_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 257 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i67 %mul_ln1192_7 to i73" [firmware/myproject.cpp:53]   --->   Operation 258 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (1.19ns)   --->   "%ret_V_44 = add i73 %sext_ln1192_14, -4519452298058840145920" [firmware/myproject.cpp:53]   --->   Operation 259 'add' 'ret_V_44' <Predicate = true> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i73.i32.i32(i73 %ret_V_44, i32 64, i32 72)" [firmware/myproject.cpp:53]   --->   Operation 260 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i46 %mul_ln1192_10 to i57" [firmware/myproject.cpp:54]   --->   Operation 261 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i18 %r_V_27 to i57" [firmware/myproject.cpp:54]   --->   Operation 262 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (3.68ns)   --->   "%mul_ln1192_11 = mul i57 %sext_ln1192_19, %sext_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 263 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !282"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !288"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !294"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !300"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !306"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !312"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 270 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 273 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 274 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (1.07ns)   --->   "%ret_V_36 = add i59 %mul_ln1192_4, -63050394783186944" [firmware/myproject.cpp:51]   --->   Operation 275 'add' 'ret_V_36' <Predicate = true> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i59.i32.i32(i59 %ret_V_36, i32 48, i32 58)" [firmware/myproject.cpp:51]   --->   Operation 276 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %tmp to i14" [firmware/myproject.cpp:51]   --->   Operation 277 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i9 %tmp_8 to i14" [firmware/myproject.cpp:53]   --->   Operation 280 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 281 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i57 %mul_ln1192_11 to i65" [firmware/myproject.cpp:54]   --->   Operation 282 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (1.15ns)   --->   "%ret_V_48 = add i65 %sext_ln1192_21, -18014398509481984000" [firmware/myproject.cpp:54]   --->   Operation 283 'add' 'ret_V_48' <Predicate = true> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i65.i32.i32(i65 %ret_V_48, i32 56, i32 64)" [firmware/myproject.cpp:54]   --->   Operation 284 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i9 %tmp_10 to i14" [firmware/myproject.cpp:54]   --->   Operation 285 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 287 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cos_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000]
p_Val2_7           (partselect    ) [ 011100000]
p_Val2_1           (partselect    ) [ 011100000]
p_Val2_s           (partselect    ) [ 011100000]
sext_ln1118_2      (sext          ) [ 011000000]
add_ln703          (add           ) [ 011000000]
p_Val2_6           (partselect    ) [ 011100000]
mul_ln1192_1       (mul           ) [ 011000000]
trunc_ln51         (trunc         ) [ 000000000]
sub_ln703_1        (sub           ) [ 011000000]
add_ln703_2        (add           ) [ 011000000]
p_Val2_13          (partselect    ) [ 011100000]
r_V_32             (mul           ) [ 000000000]
trunc_ln708_2      (partselect    ) [ 011000000]
sext_ln703         (sext          ) [ 000000000]
lhs_V_2            (sext          ) [ 010100000]
rhs_V_2            (sext          ) [ 000000000]
ret_V_37           (sub           ) [ 010100000]
p_s                (call          ) [ 010100000]
sext_ln1192        (sext          ) [ 000000000]
mul_ln1192         (mul           ) [ 000000000]
add_ln1192         (add           ) [ 000000000]
ret_V_33           (add           ) [ 000000000]
trunc_ln           (partselect    ) [ 010100000]
p_Val2_s_20        (call          ) [ 010100000]
r_V_12             (sext          ) [ 000000000]
sext_ln1116_3      (sext          ) [ 000000000]
r_V_13             (mul           ) [ 010100000]
lhs_V_3            (sext          ) [ 000000000]
ret_V_14           (add           ) [ 000000000]
r_V_15             (sext          ) [ 000000000]
r_V_16             (mul           ) [ 010100000]
mul_ln728          (mul           ) [ 010100000]
p_Val2_26          (call          ) [ 000000000]
sext_ln703_4       (sext          ) [ 000000000]
ret_V_19           (add           ) [ 010100000]
mul_ln1192_5       (mul           ) [ 000000000]
ret_V_42           (add           ) [ 000000000]
trunc_ln708_6      (partselect    ) [ 010100000]
mul_ln703          (mul           ) [ 000000000]
ret_V_23           (add           ) [ 010100000]
mul_ln1192_8       (mul           ) [ 000000000]
ret_V_45           (add           ) [ 000000000]
trunc_ln708_9      (partselect    ) [ 010100000]
sext_ln700         (sext          ) [ 000000000]
sext_ln1118        (sext          ) [ 000000000]
sext_ln1193_1      (sext          ) [ 000000000]
ret_V_31           (mul           ) [ 010010000]
r_V_5              (sext          ) [ 000000000]
r_V                (sext          ) [ 000000000]
p_0                (call          ) [ 000000000]
sext_ln1193_2      (sext          ) [ 000000000]
sub_ln1193_1       (sub           ) [ 000000000]
sext_ln700_1       (sext          ) [ 000000000]
mul_ln700_5        (mul           ) [ 000000000]
sext_ln1118_4      (sext          ) [ 000000000]
sext_ln1118_5      (sext          ) [ 000000000]
r_V_28             (mul           ) [ 000000000]
sext_ln1192_1      (sext          ) [ 000000000]
ret_V_32           (add           ) [ 010010000]
r_V_8              (sext          ) [ 000000000]
sub_ln703          (sub           ) [ 000000000]
add_ln703_1        (add           ) [ 010010000]
r_V_30             (sub           ) [ 000000000]
sext_ln703_1       (sext          ) [ 000000000]
ret_V_35           (sub           ) [ 000000000]
ret_V              (add           ) [ 000000000]
p_4                (call          ) [ 000000000]
sext_ln728         (sext          ) [ 000000000]
sext_ln728_1       (sext          ) [ 000000000]
mul_ln728_1        (mul           ) [ 000000000]
p_Val2_12          (call          ) [ 000000000]
tmp_2              (bitconcatenate) [ 000000000]
sext_ln1193_3      (sext          ) [ 000000000]
ret_V_9            (sub           ) [ 010010000]
p_Val2_14          (call          ) [ 010010000]
sext_ln1116_1      (sext          ) [ 000000000]
r_V_31             (mul           ) [ 010010000]
p_Val2_16          (call          ) [ 010010000]
p_8                (call          ) [ 010011000]
add_ln703_3        (add           ) [ 010010000]
r_V_6              (mul           ) [ 000000000]
trunc_ln1118       (trunc         ) [ 000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000]
tmp_7              (bitconcatenate) [ 000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000]
sext_ln1118_10     (sext          ) [ 000000000]
shl_ln1118_3       (bitconcatenate) [ 000000000]
sext_ln1118_11     (sext          ) [ 000000000]
r_V_33             (sub           ) [ 000000000]
rhs_V_1            (bitconcatenate) [ 000000000]
sext_ln1192_9      (sext          ) [ 000000000]
sub_ln1192         (sub           ) [ 000000000]
r_V_9              (mul           ) [ 000000000]
shl_ln1118_4       (bitconcatenate) [ 000000000]
shl_ln1118_5       (bitconcatenate) [ 000000000]
sext_ln1118_12     (sext          ) [ 000000000]
r_V_10             (sub           ) [ 010010000]
sext_ln1118_13     (sext          ) [ 000000000]
r_V_34             (mul           ) [ 000000000]
sext_ln1118_14     (sext          ) [ 000000000]
lhs_V_1            (bitconcatenate) [ 000000000]
sext_ln728_2       (sext          ) [ 000000000]
ret_V_12           (add           ) [ 010010000]
add_ln700_1        (add           ) [ 010010000]
rhs_V_3            (sext          ) [ 000000000]
shl_ln1118_6       (bitconcatenate) [ 000000000]
shl_ln1118_7       (bitconcatenate) [ 000000000]
sext_ln1118_15     (sext          ) [ 000000000]
r_V_14             (sub           ) [ 000000000]
sext_ln1116_6      (sext          ) [ 000000000]
sext_ln1118_16     (sext          ) [ 000000000]
r_V_17             (mul           ) [ 010010000]
r_V_18             (mul           ) [ 010010000]
ret_V_38           (sub           ) [ 000000000]
lhs_V_4            (sext          ) [ 000000000]
ret_V_16           (add           ) [ 000000000]
sext_ln1118_17     (sext          ) [ 000000000]
lhs_V_5            (bitconcatenate) [ 000000000]
mul_ln1193         (mul           ) [ 000000000]
ret_V_39           (sub           ) [ 000000000]
trunc_ln708_4      (partselect    ) [ 010010000]
sext_ln1116_7      (sext          ) [ 000000000]
r_V_19             (mul           ) [ 000000000]
sext_ln728_4       (sext          ) [ 000000000]
lhs_V_6            (bitconcatenate) [ 000000000]
sext_ln728_5       (sext          ) [ 000000000]
mul_ln1193_1       (mul           ) [ 000000000]
sext_ln1193        (sext          ) [ 000000000]
ret_V_41           (add           ) [ 010010000]
sext_ln700_8       (sext          ) [ 000000000]
sext_ln700_9       (sext          ) [ 000000000]
mul_ln700_3        (mul           ) [ 000000000]
rhs_V_5            (bitconcatenate) [ 000000000]
ret_V_43           (add           ) [ 000000000]
trunc_ln708_7      (partselect    ) [ 010010000]
add_ln1192_18      (add           ) [ 000000000]
sext_ln1192_16     (sext          ) [ 000000000]
mul_ln1192_9       (mul           ) [ 000000000]
ret_V_46           (add           ) [ 000000000]
trunc_ln708_s      (partselect    ) [ 010010000]
mul_ln700_4        (mul           ) [ 000000000]
rhs_V_6            (bitconcatenate) [ 000000000]
ret_V_47           (add           ) [ 000000000]
trunc_ln708_3      (partselect    ) [ 010010000]
sext_ln1192_2      (sext          ) [ 000000000]
ret_V_5            (add           ) [ 000000000]
p_1                (call          ) [ 000000000]
sext_ln700_2       (sext          ) [ 000000000]
sext_ln700_10      (sext          ) [ 000000000]
mul_ln700          (mul           ) [ 000000000]
sext_ln700_11      (sext          ) [ 000000000]
lhs_V              (bitconcatenate) [ 000000000]
sext_ln700_3       (sext          ) [ 000000000]
add_ln700          (add           ) [ 010001000]
sext_ln1118_7      (sext          ) [ 000000000]
tmp_3              (bitconcatenate) [ 000000000]
sext_ln1193_4      (sext          ) [ 000000000]
ret_V_10           (sub           ) [ 000000000]
sext_ln1118_8      (sext          ) [ 000000000]
sext_ln1118_9      (sext          ) [ 000000000]
r_V_4              (mul           ) [ 010001000]
p_9                (call          ) [ 010001100]
sext_ln700_4       (sext          ) [ 000000000]
sext_ln700_5       (sext          ) [ 000000000]
mul_ln700_1        (mul           ) [ 000000000]
shl_ln1            (bitconcatenate) [ 000000000]
sub_ln700          (sub           ) [ 010001000]
sext_ln700_6       (sext          ) [ 000000000]
sext_ln700_7       (sext          ) [ 000000000]
mul_ln700_2        (mul           ) [ 010001000]
ret_V_21           (add           ) [ 000000000]
sext_ln1118_18     (sext          ) [ 000000000]
sext_ln1118_19     (sext          ) [ 000000000]
r_V_20             (mul           ) [ 010001000]
p_5                (call          ) [ 000000000]
sext_ln1116_8      (sext          ) [ 000000000]
r_V_21             (mul           ) [ 010001000]
sext_ln1192_15     (sext          ) [ 000000000]
ret_V_26           (add           ) [ 010001000]
p_7                (call          ) [ 010001000]
p_2                (call          ) [ 000000000]
sext_ln1116        (sext          ) [ 000000000]
r_V_29             (mul           ) [ 000000000]
tmp_1              (bitconcatenate) [ 000000000]
rhs_V              (sext          ) [ 000000000]
ret_V_34           (add           ) [ 000000000]
trunc_ln708_1      (partselect    ) [ 010000111]
sext_ln1192_3      (sext          ) [ 000000000]
sext_ln1192_4      (sext          ) [ 000000000]
mul_ln1192_2       (mul           ) [ 010000100]
p_3                (call          ) [ 010000110]
shl_ln700_1        (bitconcatenate) [ 000000000]
sub_ln700_1        (sub           ) [ 000000000]
p_Val2_24          (call          ) [ 000000000]
tmp_9              (bitconcatenate) [ 000000000]
rhs_V_4            (sext          ) [ 000000000]
ret_V_40           (add           ) [ 000000000]
trunc_ln708_5      (partselect    ) [ 010000111]
sext_ln1192_10     (sext          ) [ 000000000]
sext_ln1192_11     (sext          ) [ 000000000]
mul_ln1192_6       (mul           ) [ 010000100]
p_6                (call          ) [ 000000000]
sext_ln1116_9      (sext          ) [ 000000000]
r_V_22             (mul           ) [ 010000100]
zext_ln1118        (zext          ) [ 000000000]
r_V_23             (mul           ) [ 000000000]
sext_ln1116_10     (sext          ) [ 000000000]
r_V_24             (mul           ) [ 000000000]
zext_ln1118_1      (zext          ) [ 000000000]
sext_ln1118_20     (sext          ) [ 000000000]
r_V_25             (mul           ) [ 010000100]
p_10               (call          ) [ 010000100]
p_11               (call          ) [ 010000100]
sext_ln1192_5      (sext          ) [ 000000000]
sext_ln1192_6      (sext          ) [ 000000000]
mul_ln1192_3       (mul           ) [ 010000010]
sext_ln1192_12     (sext          ) [ 000000000]
sext_ln1192_13     (sext          ) [ 000000000]
mul_ln1192_7       (mul           ) [ 010000010]
sext_ln1116_11     (sext          ) [ 000000000]
r_V_26             (mul           ) [ 000000000]
sext_ln1192_17     (sext          ) [ 000000000]
sext_ln1192_18     (sext          ) [ 000000000]
mul_ln1192_10      (mul           ) [ 010000010]
sext_ln1116_12     (sext          ) [ 000000000]
r_V_27             (mul           ) [ 010000010]
sext_ln1192_7      (sext          ) [ 000000000]
sext_ln1192_8      (sext          ) [ 000000000]
mul_ln1192_4       (mul           ) [ 010000001]
sext_ln1192_14     (sext          ) [ 000000000]
ret_V_44           (add           ) [ 000000000]
tmp_8              (partselect    ) [ 010000001]
sext_ln1192_19     (sext          ) [ 000000000]
sext_ln1192_20     (sext          ) [ 000000000]
mul_ln1192_11      (mul           ) [ 010000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000]
specinterface_ln0  (specinterface ) [ 000000000]
specinterface_ln32 (specinterface ) [ 000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000]
write_ln50         (write         ) [ 000000000]
ret_V_36           (add           ) [ 000000000]
tmp                (partselect    ) [ 000000000]
sext_ln708         (sext          ) [ 000000000]
write_ln51         (write         ) [ 000000000]
write_ln52         (write         ) [ 000000000]
sext_ln708_1       (sext          ) [ 000000000]
write_ln53         (write         ) [ 000000000]
sext_ln1192_21     (sext          ) [ 000000000]
ret_V_48           (add           ) [ 000000000]
tmp_10             (partselect    ) [ 000000000]
sext_ln708_2       (sext          ) [ 000000000]
write_ln54         (write         ) [ 000000000]
ret_ln56           (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_lut_samples_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator()"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator().1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i26.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i19.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i21.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i30.i16"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i46.i16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i9.i48"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="x_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="224" slack="0"/>
<pin id="202" dir="0" index="1" bw="224" slack="0"/>
<pin id="203" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln50_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="14" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="3"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln51_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="14" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln52_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="14" slack="0"/>
<pin id="223" dir="0" index="2" bw="14" slack="3"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln53_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/8 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln54_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="14" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_operator_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="14" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_operator_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_26/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_operator_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="14" slack="1"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_operator_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="14" slack="1"/>
<pin id="265" dir="0" index="2" bw="9" slack="0"/>
<pin id="266" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_16/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_operator_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="14" slack="1"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_operator_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="2"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_operator_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="14" slack="1"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_operator_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="14" slack="1"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_operator_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="14" slack="1"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_24/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_operator_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="1"/>
<pin id="307" dir="0" index="2" bw="9" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_11/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_operator_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_20/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_operator_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="14" slack="1"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_operator_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="14" slack="1"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_operator_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="14" slack="1"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_14/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_operator_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="1"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_operator_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="1"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_operator_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="14" slack="1"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_operator_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="14" slack="1"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_operator_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="1"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_10/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Val2_7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="0"/>
<pin id="376" dir="0" index="1" bw="224" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="9" slack="0"/>
<pin id="379" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="224" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="8" slack="0"/>
<pin id="389" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="0"/>
<pin id="396" dir="0" index="1" bw="224" slack="0"/>
<pin id="397" dir="0" index="2" bw="9" slack="0"/>
<pin id="398" dir="0" index="3" bw="9" slack="0"/>
<pin id="399" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1118_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="0"/>
<pin id="406" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln703_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="0" index="1" bw="14" slack="0"/>
<pin id="411" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Val2_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="0" index="1" bw="224" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln51_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="224" slack="0"/>
<pin id="427" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln703_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln703_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Val2_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="224" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln708_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="22" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln703_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="1"/>
<pin id="464" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="lhs_V_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="1"/>
<pin id="467" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="rhs_V_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="1"/>
<pin id="470" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="ret_V_37_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="14" slack="0"/>
<pin id="474" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln1192_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="1"/>
<pin id="479" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ret_V_33_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="22" slack="0"/>
<pin id="482" dir="0" index="1" bw="17" slack="0"/>
<pin id="483" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="0" index="1" bw="22" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="r_V_12_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="1"/>
<pin id="497" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1116_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="1"/>
<pin id="500" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="lhs_V_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="ret_V_14_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="r_V_15_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln703_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="ret_V_19_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln708_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="0" index="1" bw="22" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln708_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="0" index="1" bw="22" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln700_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="2"/>
<pin id="545" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln1118_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="2"/>
<pin id="548" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln1193_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="1"/>
<pin id="551" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="r_V_5_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="2"/>
<pin id="554" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="r_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="14" slack="2"/>
<pin id="557" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1193_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln1118_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="1"/>
<pin id="564" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1118_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="1"/>
<pin id="567" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="r_V_28_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="6" slack="0"/>
<pin id="571" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln1192_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="15" slack="0"/>
<pin id="576" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="r_V_8_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="2"/>
<pin id="580" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sub_ln703_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="2"/>
<pin id="583" dir="0" index="1" bw="14" slack="2"/>
<pin id="584" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln703_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="r_V_30_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="14" slack="0"/>
<pin id="594" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln703_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="1"/>
<pin id="599" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="ret_V_35_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="ret_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="0"/>
<pin id="608" dir="0" index="1" bw="11" slack="0"/>
<pin id="609" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln728_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="0"/>
<pin id="614" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln728_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="0"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln1193_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="17" slack="0"/>
<pin id="630" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln1116_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="r_V_31_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln703_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="2"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln1118_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="28" slack="0"/>
<pin id="649" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln1118_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="30" slack="0"/>
<pin id="652" dir="0" index="1" bw="28" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="30" slack="0"/>
<pin id="659" dir="0" index="1" bw="26" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="shl_ln1118_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="0"/>
<pin id="667" dir="0" index="1" bw="14" slack="2"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sext_ln1118_10_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="0"/>
<pin id="674" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln1118_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="0" index="1" bw="14" slack="2"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln1118_11_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="r_V_33_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="rhs_V_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="27" slack="0"/>
<pin id="695" dir="0" index="1" bw="19" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sext_ln1192_9_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="27" slack="0"/>
<pin id="703" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln1192_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="30" slack="0"/>
<pin id="707" dir="0" index="1" bw="30" slack="0"/>
<pin id="708" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln1118_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="28" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="shl_ln1118_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="30" slack="0"/>
<pin id="720" dir="0" index="1" bw="28" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1118_12_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="30" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="r_V_10_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="30" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_13_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="lhs_V_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="22" slack="0"/>
<pin id="741" dir="0" index="1" bw="14" slack="2"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sext_ln728_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="22" slack="0"/>
<pin id="748" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln700_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="27" slack="0"/>
<pin id="752" dir="0" index="1" bw="30" slack="0"/>
<pin id="753" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="rhs_V_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="14" slack="2"/>
<pin id="758" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="shl_ln1118_6_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="28" slack="1"/>
<pin id="762" dir="0" index="2" bw="1" slack="0"/>
<pin id="763" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="shl_ln1118_7_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="30" slack="0"/>
<pin id="768" dir="0" index="1" bw="28" slack="1"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln1118_15_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="30" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="r_V_14_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="30" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln1116_6_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln1118_16_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_V_17_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="r_V_18_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="0"/>
<pin id="798" dir="0" index="1" bw="9" slack="0"/>
<pin id="799" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="ret_V_38_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="1"/>
<pin id="804" dir="0" index="1" bw="14" slack="0"/>
<pin id="805" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="lhs_V_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="15" slack="0"/>
<pin id="809" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="ret_V_16_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="15" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln1118_17_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="lhs_V_5_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="22" slack="0"/>
<pin id="823" dir="0" index="1" bw="14" slack="2"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln708_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="0" index="1" bw="22" slack="0"/>
<pin id="831" dir="0" index="2" bw="5" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1116_7_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="1"/>
<pin id="839" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_19_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="0" index="1" bw="10" slack="0"/>
<pin id="843" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln728_4_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="20" slack="0"/>
<pin id="848" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="lhs_V_6_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="30" slack="0"/>
<pin id="852" dir="0" index="1" bw="22" slack="1"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln728_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="30" slack="0"/>
<pin id="859" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sext_ln700_8_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="14" slack="2"/>
<pin id="863" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/3 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln700_9_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="24" slack="1"/>
<pin id="866" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="rhs_V_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="30" slack="0"/>
<pin id="869" dir="0" index="1" bw="14" slack="2"/>
<pin id="870" dir="0" index="2" bw="1" slack="0"/>
<pin id="871" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln708_7_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="0"/>
<pin id="876" dir="0" index="1" bw="30" slack="0"/>
<pin id="877" dir="0" index="2" bw="6" slack="0"/>
<pin id="878" dir="0" index="3" bw="6" slack="0"/>
<pin id="879" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="trunc_ln708_s_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="0"/>
<pin id="885" dir="0" index="1" bw="22" slack="0"/>
<pin id="886" dir="0" index="2" bw="5" slack="0"/>
<pin id="887" dir="0" index="3" bw="6" slack="0"/>
<pin id="888" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="892" class="1004" name="rhs_V_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="22" slack="0"/>
<pin id="894" dir="0" index="1" bw="14" slack="2"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln708_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="0"/>
<pin id="901" dir="0" index="1" bw="22" slack="0"/>
<pin id="902" dir="0" index="2" bw="5" slack="0"/>
<pin id="903" dir="0" index="3" bw="6" slack="0"/>
<pin id="904" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln1192_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="19" slack="1"/>
<pin id="910" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="sext_ln700_10_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="0"/>
<pin id="913" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="lhs_V_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="29" slack="0"/>
<pin id="917" dir="0" index="1" bw="21" slack="1"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln700_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="29" slack="0"/>
<pin id="924" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln1118_7_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="14" slack="1"/>
<pin id="928" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_3_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="17" slack="0"/>
<pin id="931" dir="0" index="1" bw="9" slack="1"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln1193_4_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="17" slack="0"/>
<pin id="938" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/4 "/>
</bind>
</comp>

<comp id="940" class="1004" name="ret_V_10_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="14" slack="0"/>
<pin id="942" dir="0" index="1" bw="17" slack="0"/>
<pin id="943" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/4 "/>
</bind>
</comp>

<comp id="946" class="1004" name="sext_ln1118_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="21" slack="1"/>
<pin id="948" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="sext_ln1118_9_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="18" slack="0"/>
<pin id="951" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln700_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="sext_ln700_5_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="23" slack="1"/>
<pin id="958" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="mul_ln700_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="23" slack="0"/>
<pin id="962" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/4 "/>
</bind>
</comp>

<comp id="965" class="1004" name="shl_ln1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="46" slack="0"/>
<pin id="967" dir="0" index="1" bw="30" slack="1"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sub_ln700_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="46" slack="0"/>
<pin id="974" dir="0" index="1" bw="46" slack="0"/>
<pin id="975" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/4 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln700_6_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="60" slack="1"/>
<pin id="980" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln700_7_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="18" slack="1"/>
<pin id="983" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="mul_ln700_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="60" slack="0"/>
<pin id="986" dir="0" index="1" bw="18" slack="0"/>
<pin id="987" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="ret_V_21_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="31" slack="1"/>
<pin id="992" dir="0" index="1" bw="26" slack="0"/>
<pin id="993" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_21/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln1118_18_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="31" slack="0"/>
<pin id="997" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln1118_19_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="14" slack="1"/>
<pin id="1001" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="r_V_20_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="31" slack="0"/>
<pin id="1004" dir="0" index="1" bw="14" slack="0"/>
<pin id="1005" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/4 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1116_8_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/4 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_V_21_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="7" slack="0"/>
<pin id="1014" dir="0" index="1" bw="7" slack="0"/>
<pin id="1015" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln1192_15_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="1"/>
<pin id="1020" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="ret_V_26_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="0"/>
<pin id="1024" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln1116_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="9" slack="0"/>
<pin id="1029" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="r_V_29_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="9" slack="0"/>
<pin id="1033" dir="0" index="1" bw="9" slack="0"/>
<pin id="1034" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="26" slack="0"/>
<pin id="1039" dir="0" index="1" bw="18" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="rhs_V_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="26" slack="0"/>
<pin id="1047" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="ret_V_34_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="26" slack="0"/>
<pin id="1051" dir="0" index="1" bw="30" slack="1"/>
<pin id="1052" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln708_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="14" slack="0"/>
<pin id="1056" dir="0" index="1" bw="30" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="sext_ln1192_3_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="39" slack="1"/>
<pin id="1066" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sext_ln1192_4_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="2"/>
<pin id="1069" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mul_ln1192_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="39" slack="0"/>
<pin id="1072" dir="0" index="1" bw="7" slack="0"/>
<pin id="1073" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/5 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="shl_ln700_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="62" slack="0"/>
<pin id="1078" dir="0" index="1" bw="46" slack="1"/>
<pin id="1079" dir="0" index="2" bw="1" slack="0"/>
<pin id="1080" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sub_ln700_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="62" slack="0"/>
<pin id="1085" dir="0" index="1" bw="62" slack="1"/>
<pin id="1086" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_9_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="57" slack="0"/>
<pin id="1090" dir="0" index="1" bw="9" slack="0"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="rhs_V_4_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="57" slack="0"/>
<pin id="1098" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="ret_V_40_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="57" slack="0"/>
<pin id="1102" dir="0" index="1" bw="62" slack="0"/>
<pin id="1103" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/5 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="trunc_ln708_5_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="14" slack="0"/>
<pin id="1108" dir="0" index="1" bw="62" slack="0"/>
<pin id="1109" dir="0" index="2" bw="7" slack="0"/>
<pin id="1110" dir="0" index="3" bw="7" slack="0"/>
<pin id="1111" dir="1" index="4" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="sext_ln1192_10_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="45" slack="1"/>
<pin id="1118" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/5 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sext_ln1192_11_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="14" slack="1"/>
<pin id="1121" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="mul_ln1192_6_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="45" slack="0"/>
<pin id="1124" dir="0" index="1" bw="14" slack="0"/>
<pin id="1125" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sext_ln1116_9_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="7" slack="0"/>
<pin id="1130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/5 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="r_V_22_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="7" slack="0"/>
<pin id="1134" dir="0" index="1" bw="7" slack="0"/>
<pin id="1135" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/5 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="zext_ln1118_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="r_V_23_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="0" index="1" bw="8" slack="0"/>
<pin id="1144" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sext_ln1116_10_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="7" slack="1"/>
<pin id="1149" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="r_V_24_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="7" slack="0"/>
<pin id="1152" dir="0" index="1" bw="7" slack="0"/>
<pin id="1153" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln1118_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="0"/>
<pin id="1158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln1118_20_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln1192_5_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="46" slack="1"/>
<pin id="1166" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/6 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sext_ln1192_6_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="9" slack="2"/>
<pin id="1169" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="mul_ln1192_3_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="46" slack="0"/>
<pin id="1172" dir="0" index="1" bw="9" slack="0"/>
<pin id="1173" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/6 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln1192_12_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="55" slack="1"/>
<pin id="1178" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/6 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln1192_13_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="14" slack="1"/>
<pin id="1181" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/6 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="mul_ln1192_7_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="55" slack="0"/>
<pin id="1184" dir="0" index="1" bw="14" slack="0"/>
<pin id="1185" dir="1" index="2" bw="67" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln1116_11_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="7" slack="1"/>
<pin id="1190" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/6 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="r_V_26_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="7" slack="0"/>
<pin id="1193" dir="0" index="1" bw="7" slack="0"/>
<pin id="1194" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sext_ln1192_17_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="30" slack="1"/>
<pin id="1199" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/6 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="sext_ln1192_18_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="14" slack="0"/>
<pin id="1202" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/6 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="mul_ln1192_10_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="30" slack="0"/>
<pin id="1206" dir="0" index="1" bw="14" slack="0"/>
<pin id="1207" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/6 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="sext_ln1116_12_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="9" slack="1"/>
<pin id="1212" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="r_V_27_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="9" slack="0"/>
<pin id="1215" dir="0" index="1" bw="9" slack="0"/>
<pin id="1216" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/6 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="sext_ln1192_7_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="51" slack="1"/>
<pin id="1221" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/7 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="sext_ln1192_8_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="9" slack="2"/>
<pin id="1224" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/7 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="mul_ln1192_4_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="51" slack="0"/>
<pin id="1227" dir="0" index="1" bw="9" slack="0"/>
<pin id="1228" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="sext_ln1192_14_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="67" slack="1"/>
<pin id="1233" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="ret_V_44_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="67" slack="0"/>
<pin id="1236" dir="0" index="1" bw="73" slack="0"/>
<pin id="1237" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/7 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="tmp_8_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="0"/>
<pin id="1242" dir="0" index="1" bw="73" slack="0"/>
<pin id="1243" dir="0" index="2" bw="8" slack="0"/>
<pin id="1244" dir="0" index="3" bw="8" slack="0"/>
<pin id="1245" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="sext_ln1192_19_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="44" slack="1"/>
<pin id="1252" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="sext_ln1192_20_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="18" slack="1"/>
<pin id="1255" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/7 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="mul_ln1192_11_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="44" slack="0"/>
<pin id="1258" dir="0" index="1" bw="18" slack="0"/>
<pin id="1259" dir="1" index="2" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_11/7 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="ret_V_36_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="59" slack="1"/>
<pin id="1264" dir="0" index="1" bw="57" slack="0"/>
<pin id="1265" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/8 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="11" slack="0"/>
<pin id="1269" dir="0" index="1" bw="59" slack="0"/>
<pin id="1270" dir="0" index="2" bw="7" slack="0"/>
<pin id="1271" dir="0" index="3" bw="7" slack="0"/>
<pin id="1272" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sext_ln708_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="11" slack="0"/>
<pin id="1279" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/8 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="sext_ln708_1_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="9" slack="1"/>
<pin id="1284" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/8 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="sext_ln1192_21_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="57" slack="1"/>
<pin id="1288" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/8 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="ret_V_48_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="57" slack="0"/>
<pin id="1291" dir="0" index="1" bw="65" slack="0"/>
<pin id="1292" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/8 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_10_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="9" slack="0"/>
<pin id="1297" dir="0" index="1" bw="65" slack="0"/>
<pin id="1298" dir="0" index="2" bw="7" slack="0"/>
<pin id="1299" dir="0" index="3" bw="8" slack="0"/>
<pin id="1300" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sext_ln708_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="9" slack="0"/>
<pin id="1307" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/8 "/>
</bind>
</comp>

<comp id="1310" class="1007" name="mul_ln1192_1_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="14" slack="0"/>
<pin id="1312" dir="0" index="1" bw="22" slack="0"/>
<pin id="1313" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="r_V_32_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="14" slack="0"/>
<pin id="1318" dir="0" index="1" bw="22" slack="0"/>
<pin id="1319" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/1 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="grp_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="14" slack="0"/>
<pin id="1325" dir="0" index="1" bw="22" slack="0"/>
<pin id="1326" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1327" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="r_V_13_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="14" slack="0"/>
<pin id="1333" dir="0" index="1" bw="14" slack="0"/>
<pin id="1334" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="r_V_16_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="16" slack="0"/>
<pin id="1339" dir="0" index="1" bw="16" slack="0"/>
<pin id="1340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/2 "/>
</bind>
</comp>

<comp id="1343" class="1007" name="mul_ln728_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="14" slack="1"/>
<pin id="1345" dir="0" index="1" bw="22" slack="0"/>
<pin id="1346" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/2 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="14" slack="0"/>
<pin id="1350" dir="0" index="1" bw="22" slack="0"/>
<pin id="1351" dir="0" index="2" bw="22" slack="0"/>
<pin id="1352" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_42/2 "/>
</bind>
</comp>

<comp id="1357" class="1007" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="14" slack="0"/>
<pin id="1359" dir="0" index="1" bw="24" slack="0"/>
<pin id="1360" dir="0" index="2" bw="24" slack="0"/>
<pin id="1361" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/2 ret_V_23/2 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="grp_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="14" slack="0"/>
<pin id="1367" dir="0" index="1" bw="22" slack="0"/>
<pin id="1368" dir="0" index="2" bw="22" slack="0"/>
<pin id="1369" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_45/2 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="ret_V_31_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="15" slack="0"/>
<pin id="1376" dir="0" index="1" bw="21" slack="0"/>
<pin id="1377" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_31/3 "/>
</bind>
</comp>

<comp id="1380" class="1007" name="grp_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="14" slack="0"/>
<pin id="1382" dir="0" index="1" bw="7" slack="0"/>
<pin id="1383" dir="0" index="2" bw="19" slack="0"/>
<pin id="1384" dir="0" index="3" bw="15" slack="0"/>
<pin id="1385" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193_1/3 sext_ln700_1/3 mul_ln700_5/3 ret_V_32/3 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="grp_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="15" slack="0"/>
<pin id="1392" dir="0" index="1" bw="7" slack="0"/>
<pin id="1393" dir="0" index="2" bw="17" slack="0"/>
<pin id="1394" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln728_1/3 ret_V_9/3 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="r_V_6_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="14" slack="0"/>
<pin id="1400" dir="0" index="1" bw="14" slack="0"/>
<pin id="1401" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/3 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="r_V_9_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="14" slack="0"/>
<pin id="1408" dir="0" index="1" bw="14" slack="0"/>
<pin id="1409" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/3 "/>
</bind>
</comp>

<comp id="1414" class="1007" name="grp_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="14" slack="0"/>
<pin id="1416" dir="0" index="1" bw="7" slack="0"/>
<pin id="1417" dir="0" index="2" bw="22" slack="0"/>
<pin id="1418" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_34/3 sext_ln1118_14/3 ret_V_12/3 "/>
</bind>
</comp>

<comp id="1422" class="1007" name="grp_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="0"/>
<pin id="1424" dir="0" index="1" bw="16" slack="0"/>
<pin id="1425" dir="0" index="2" bw="22" slack="0"/>
<pin id="1426" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_39/3 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="20" slack="0"/>
<pin id="1433" dir="0" index="1" bw="29" slack="0"/>
<pin id="1434" dir="0" index="2" bw="30" slack="0"/>
<pin id="1435" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/3 sext_ln1193/3 ret_V_41/3 "/>
</bind>
</comp>

<comp id="1439" class="1007" name="grp_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="24" slack="0"/>
<pin id="1441" dir="0" index="1" bw="14" slack="0"/>
<pin id="1442" dir="0" index="2" bw="30" slack="0"/>
<pin id="1443" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/3 ret_V_43/3 "/>
</bind>
</comp>

<comp id="1448" class="1007" name="grp_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="14" slack="0"/>
<pin id="1450" dir="0" index="1" bw="14" slack="0"/>
<pin id="1451" dir="0" index="2" bw="22" slack="0"/>
<pin id="1452" dir="0" index="3" bw="22" slack="0"/>
<pin id="1453" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_18/3 sext_ln1192_16/3 mul_ln1192_9/3 ret_V_46/3 "/>
</bind>
</comp>

<comp id="1459" class="1007" name="grp_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="14" slack="0"/>
<pin id="1461" dir="0" index="1" bw="22" slack="0"/>
<pin id="1462" dir="0" index="2" bw="22" slack="0"/>
<pin id="1463" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/3 ret_V_47/3 "/>
</bind>
</comp>

<comp id="1468" class="1007" name="grp_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="19" slack="0"/>
<pin id="1470" dir="0" index="1" bw="20" slack="0"/>
<pin id="1471" dir="0" index="2" bw="9" slack="0"/>
<pin id="1472" dir="0" index="3" bw="29" slack="0"/>
<pin id="1473" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_5/4 sext_ln700_2/4 mul_ln700/4 sext_ln700_11/4 add_ln700/4 "/>
</bind>
</comp>

<comp id="1478" class="1007" name="r_V_4_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="21" slack="0"/>
<pin id="1480" dir="0" index="1" bw="18" slack="0"/>
<pin id="1481" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="1484" class="1007" name="r_V_25_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="0"/>
<pin id="1486" dir="0" index="1" bw="14" slack="0"/>
<pin id="1487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/5 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="p_Val2_7_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="14" slack="1"/>
<pin id="1492" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="p_Val2_1_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="14" slack="1"/>
<pin id="1502" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Val2_s_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="14" slack="2"/>
<pin id="1508" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1515" class="1005" name="sext_ln1118_2_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="22" slack="1"/>
<pin id="1517" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="add_ln703_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="14" slack="1"/>
<pin id="1522" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="p_Val2_6_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="14" slack="1"/>
<pin id="1527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="mul_ln1192_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="22" slack="1"/>
<pin id="1537" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="sub_ln703_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="14" slack="1"/>
<pin id="1542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="add_ln703_2_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="14" slack="1"/>
<pin id="1547" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="p_Val2_13_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="14" slack="1"/>
<pin id="1552" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="trunc_ln708_2_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="14" slack="1"/>
<pin id="1564" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="lhs_V_2_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="15" slack="1"/>
<pin id="1569" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="ret_V_37_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="15" slack="1"/>
<pin id="1574" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="p_s_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="9" slack="1"/>
<pin id="1579" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1583" class="1005" name="trunc_ln_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="14" slack="1"/>
<pin id="1585" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1588" class="1005" name="p_Val2_s_20_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="7" slack="1"/>
<pin id="1590" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_20 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="r_V_13_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="28" slack="1"/>
<pin id="1595" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="r_V_16_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="1"/>
<pin id="1601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln728_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="22" slack="1"/>
<pin id="1606" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="ret_V_19_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="10" slack="1"/>
<pin id="1611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="trunc_ln708_6_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="14" slack="1"/>
<pin id="1616" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="ret_V_23_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="24" slack="1"/>
<pin id="1621" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="trunc_ln708_9_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="14" slack="1"/>
<pin id="1626" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="ret_V_31_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="21" slack="1"/>
<pin id="1631" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="ret_V_32_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="19" slack="1"/>
<pin id="1636" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="add_ln703_1_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="14" slack="1"/>
<pin id="1641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="ret_V_9_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="21" slack="1"/>
<pin id="1646" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="p_Val2_14_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="7" slack="1"/>
<pin id="1651" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="r_V_31_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="14" slack="1"/>
<pin id="1656" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="p_Val2_16_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="9" slack="1"/>
<pin id="1662" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="p_8_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="7" slack="2"/>
<pin id="1667" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="add_ln703_3_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="14" slack="1"/>
<pin id="1672" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="r_V_10_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="ret_V_12_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="23" slack="1"/>
<pin id="1682" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="add_ln700_1_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="30" slack="1"/>
<pin id="1687" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="r_V_17_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="60" slack="1"/>
<pin id="1692" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="r_V_18_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="18" slack="1"/>
<pin id="1697" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="trunc_ln708_4_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="14" slack="1"/>
<pin id="1702" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="ret_V_41_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="31" slack="1"/>
<pin id="1707" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="trunc_ln708_7_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="14" slack="1"/>
<pin id="1712" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="trunc_ln708_s_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="14" slack="1"/>
<pin id="1717" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1720" class="1005" name="trunc_ln708_3_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="14" slack="1"/>
<pin id="1722" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="add_ln700_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="30" slack="1"/>
<pin id="1727" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="r_V_4_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="42" slack="1"/>
<pin id="1732" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="p_9_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="9" slack="2"/>
<pin id="1737" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="sub_ln700_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="46" slack="1"/>
<pin id="1742" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="mul_ln700_2_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="62" slack="1"/>
<pin id="1747" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="r_V_20_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="46" slack="1"/>
<pin id="1752" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="r_V_21_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="14" slack="1"/>
<pin id="1757" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="ret_V_26_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="1"/>
<pin id="1762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="p_7_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="7" slack="1"/>
<pin id="1767" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_7 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="trunc_ln708_1_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="14" slack="3"/>
<pin id="1772" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="mul_ln1192_2_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="49" slack="1"/>
<pin id="1777" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="p_3_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="9" slack="2"/>
<pin id="1782" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="trunc_ln708_5_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="14" slack="3"/>
<pin id="1787" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="mul_ln1192_6_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="55" slack="1"/>
<pin id="1792" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="r_V_22_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="14" slack="1"/>
<pin id="1797" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="r_V_25_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="32" slack="1"/>
<pin id="1802" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="p_10_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="7" slack="1"/>
<pin id="1807" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_10 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="p_11_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="9" slack="1"/>
<pin id="1812" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_11 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="mul_ln1192_3_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="51" slack="1"/>
<pin id="1817" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="mul_ln1192_7_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="67" slack="1"/>
<pin id="1822" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="mul_ln1192_10_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="46" slack="1"/>
<pin id="1827" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_10 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="r_V_27_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="18" slack="1"/>
<pin id="1832" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1835" class="1005" name="mul_ln1192_4_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="59" slack="1"/>
<pin id="1837" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="tmp_8_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="9" slack="1"/>
<pin id="1842" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="mul_ln1192_11_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="57" slack="1"/>
<pin id="1847" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="188" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="188" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="188" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="188" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="188" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="12" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="18" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="200" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="200" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="24" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="200" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="384" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="394" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="200" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="34" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="424"><net_src comp="414" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="428"><net_src comp="200" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="434"><net_src comp="374" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="384" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="414" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="200" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="452"><net_src comp="442" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="504"><net_src comp="471" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="248" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="64" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="50" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="52" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="561"><net_src comp="318" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="84" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="555" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="604"><net_src comp="591" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="88" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="325" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="255" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="92" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="332" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="94" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="98" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="100" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="647" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="102" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="102" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="675"><net_src comp="665" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="106" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="98" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="676" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="672" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="683" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="108" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="92" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="650" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="657" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="98" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="718" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="711" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="339" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="92" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="749"><net_src comp="739" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="701" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="705" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="764"><net_src comp="110" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="102" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="771"><net_src comp="96" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="98" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="776"><net_src comp="766" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="759" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="562" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="562" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="756" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="114" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="112" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="92" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="50" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="52" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="836"><net_src comp="54" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="116" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="92" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="850" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="872"><net_src comp="120" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="122" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="880"><net_src comp="124" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="126" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="882"><net_src comp="128" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="889"><net_src comp="50" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="52" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="891"><net_src comp="54" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="897"><net_src comp="112" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="92" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="905"><net_src comp="50" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="52" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="54" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="914"><net_src comp="269" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="138" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="92" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="925"><net_src comp="915" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="934"><net_src comp="90" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="92" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="939"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="926" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="952"><net_src comp="940" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="963"><net_src comp="953" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="140" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="959" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="142" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="990" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1006"><net_src comp="995" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="346" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1025"><net_src comp="1018" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="144" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="283" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1042"><net_src comp="146" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="92" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="1037" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1060"><net_src comp="124" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="126" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="128" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1074"><net_src comp="1064" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="148" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="122" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1087"><net_src comp="1076" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1093"><net_src comp="150" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="297" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="152" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1099"><net_src comp="1088" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1083" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1112"><net_src comp="154" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1114"><net_src comp="156" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1115"><net_src comp="158" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1126"><net_src comp="1116" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1131"><net_src comp="360" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1145"><net_src comp="1138" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1138" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1154"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1159"><net_src comp="1141" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1163"><net_src comp="1150" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1174"><net_src comp="1164" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="1167" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1186"><net_src comp="1176" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1179" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1203"><net_src comp="1191" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1208"><net_src comp="1197" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1229"><net_src comp="1219" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1222" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1238"><net_src comp="1231" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="160" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1246"><net_src comp="162" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1248"><net_src comp="164" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1249"><net_src comp="166" pin="0"/><net_sink comp="1240" pin=3"/></net>

<net id="1260"><net_src comp="1250" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1253" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="190" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="192" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1262" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1275"><net_src comp="156" pin="0"/><net_sink comp="1267" pin=2"/></net>

<net id="1276"><net_src comp="194" pin="0"/><net_sink comp="1267" pin=3"/></net>

<net id="1280"><net_src comp="1267" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1285"><net_src comp="1282" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1293"><net_src comp="1286" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="196" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1301"><net_src comp="198" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="24" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="164" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1308"><net_src comp="1295" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1314"><net_src comp="404" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="38" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1320"><net_src comp="404" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="48" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="1328"><net_src comp="477" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="56" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1330"><net_src comp="1323" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="1335"><net_src comp="495" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="495" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1341"><net_src comp="511" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="511" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="62" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1353"><net_src comp="498" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="66" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="68" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1356"><net_src comp="1348" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="1362"><net_src comp="462" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="70" pin="0"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="72" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1370"><net_src comp="498" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="74" pin="0"/><net_sink comp="1365" pin=1"/></net>

<net id="1372"><net_src comp="76" pin="0"/><net_sink comp="1365" pin=2"/></net>

<net id="1373"><net_src comp="1365" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="1378"><net_src comp="549" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="78" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1386"><net_src comp="555" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="558" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1388"><net_src comp="80" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1389"><net_src comp="574" pin="1"/><net_sink comp="1380" pin=3"/></net>

<net id="1395"><net_src comp="612" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1396"><net_src comp="616" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1397"><net_src comp="628" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="1402"><net_src comp="552" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="552" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1404"><net_src comp="1398" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="1405"><net_src comp="1398" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="1410"><net_src comp="578" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="578" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1412"><net_src comp="1406" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="1413"><net_src comp="1406" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="1419"><net_src comp="546" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="735" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1421"><net_src comp="746" pin="1"/><net_sink comp="1414" pin=2"/></net>

<net id="1427"><net_src comp="817" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="817" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="821" pin="3"/><net_sink comp="1422" pin=2"/></net>

<net id="1430"><net_src comp="1422" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="1436"><net_src comp="846" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="118" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="857" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1444"><net_src comp="864" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="861" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1446"><net_src comp="867" pin="3"/><net_sink comp="1439" pin=2"/></net>

<net id="1447"><net_src comp="1439" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="1454"><net_src comp="555" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1455"><net_src comp="756" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1456"><net_src comp="130" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1457"><net_src comp="132" pin="0"/><net_sink comp="1448" pin=3"/></net>

<net id="1458"><net_src comp="1448" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="1464"><net_src comp="543" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1465"><net_src comp="134" pin="0"/><net_sink comp="1459" pin=1"/></net>

<net id="1466"><net_src comp="892" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1467"><net_src comp="1459" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="1474"><net_src comp="908" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1475"><net_src comp="136" pin="0"/><net_sink comp="1468" pin=1"/></net>

<net id="1476"><net_src comp="911" pin="1"/><net_sink comp="1468" pin=2"/></net>

<net id="1477"><net_src comp="922" pin="1"/><net_sink comp="1468" pin=3"/></net>

<net id="1482"><net_src comp="946" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="949" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="1488"><net_src comp="1156" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1160" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1493"><net_src comp="374" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1496"><net_src comp="1490" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1497"><net_src comp="1490" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1498"><net_src comp="1490" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1499"><net_src comp="1490" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1503"><net_src comp="384" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1509"><net_src comp="394" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1513"><net_src comp="1506" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1514"><net_src comp="1506" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1518"><net_src comp="404" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1523"><net_src comp="408" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1528"><net_src comp="414" pin="4"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1531"><net_src comp="1525" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1532"><net_src comp="1525" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1533"><net_src comp="1525" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1534"><net_src comp="1525" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1538"><net_src comp="1310" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1543"><net_src comp="430" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1548"><net_src comp="436" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1553"><net_src comp="442" pin="4"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1556"><net_src comp="1550" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1557"><net_src comp="1550" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1558"><net_src comp="1550" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1559"><net_src comp="1550" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1560"><net_src comp="1550" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1561"><net_src comp="1550" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1565"><net_src comp="453" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1570"><net_src comp="465" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1575"><net_src comp="471" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1580"><net_src comp="241" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1586"><net_src comp="485" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1591"><net_src comp="311" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1596"><net_src comp="1331" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1602"><net_src comp="1337" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1607"><net_src comp="1343" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1612"><net_src comp="519" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1617"><net_src comp="525" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1622"><net_src comp="1357" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1627"><net_src comp="534" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1632"><net_src comp="1374" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1637"><net_src comp="1380" pin="4"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1642"><net_src comp="585" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1647"><net_src comp="1390" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1652"><net_src comp="332" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1657"><net_src comp="636" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1663"><net_src comp="262" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1668"><net_src comp="339" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1673"><net_src comp="642" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1678"><net_src comp="729" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1683"><net_src comp="1414" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1688"><net_src comp="750" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1693"><net_src comp="790" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1698"><net_src comp="796" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1703"><net_src comp="828" pin="4"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1708"><net_src comp="1431" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1713"><net_src comp="874" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1718"><net_src comp="883" pin="4"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1723"><net_src comp="899" pin="4"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1728"><net_src comp="1468" pin="4"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1733"><net_src comp="1478" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1738"><net_src comp="276" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1743"><net_src comp="972" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1748"><net_src comp="984" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1753"><net_src comp="1002" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1758"><net_src comp="1012" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1763"><net_src comp="1021" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1768"><net_src comp="353" pin="3"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1773"><net_src comp="1054" pin="4"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1778"><net_src comp="1070" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1783"><net_src comp="290" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1788"><net_src comp="1106" pin="4"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1793"><net_src comp="1122" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1798"><net_src comp="1132" pin="2"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1803"><net_src comp="1484" pin="2"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1808"><net_src comp="367" pin="3"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1813"><net_src comp="304" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1818"><net_src comp="1170" pin="2"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1823"><net_src comp="1182" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1828"><net_src comp="1204" pin="2"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1833"><net_src comp="1213" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1838"><net_src comp="1225" pin="2"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1843"><net_src comp="1240" pin="4"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1848"><net_src comp="1256" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {8 }
	Port: y_1_V | {8 }
	Port: y_2_V | {8 }
	Port: y_3_V | {8 }
	Port: y_4_V | {8 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : cos_lut_samples_V | {1 2 3 4 5 }
	Port: myproject : sin_lut_samples_V | {1 2 3 4 5 }
  - Chain level:
	State 1
		sext_ln1118_2 : 1
		add_ln703 : 1
		p_s : 1
		mul_ln1192_1 : 2
		p_Val2_s_20 : 1
		sub_ln703_1 : 1
		add_ln703_2 : 1
		r_V_32 : 2
		trunc_ln708_2 : 3
		p_Val2_26 : 1
	State 2
		ret_V_37 : 1
		mul_ln1192 : 1
		add_ln1192 : 2
		ret_V_33 : 3
		trunc_ln : 4
		r_V_13 : 1
		lhs_V_3 : 2
		ret_V_14 : 3
		r_V_15 : 4
		r_V_16 : 5
		sext_ln703_4 : 1
		ret_V_19 : 2
		mul_ln1192_5 : 1
		ret_V_42 : 2
		trunc_ln708_6 : 3
		mul_ln703 : 1
		ret_V_23 : 2
		mul_ln1192_8 : 1
		ret_V_45 : 2
		trunc_ln708_9 : 3
	State 3
		ret_V_31 : 1
		sext_ln1193_2 : 1
		sub_ln1193_1 : 2
		sext_ln700_1 : 3
		mul_ln700_5 : 4
		r_V_28 : 1
		sext_ln1192_1 : 2
		ret_V_32 : 5
		add_ln703_1 : 1
		r_V_30 : 1
		ret_V_35 : 2
		ret_V : 3
		sext_ln728 : 4
		sext_ln728_1 : 1
		mul_ln728_1 : 5
		tmp_2 : 1
		sext_ln1193_3 : 2
		ret_V_9 : 6
		sext_ln1116_1 : 1
		r_V_31 : 2
		r_V_6 : 1
		trunc_ln1118 : 2
		shl_ln1118_1 : 2
		tmp_7 : 3
		sext_ln1118_10 : 1
		sext_ln1118_11 : 1
		r_V_33 : 2
		rhs_V_1 : 3
		sext_ln1192_9 : 4
		sub_ln1192 : 4
		r_V_9 : 1
		shl_ln1118_4 : 2
		shl_ln1118_5 : 2
		sext_ln1118_12 : 3
		r_V_10 : 4
		sext_ln1118_13 : 1
		r_V_34 : 2
		sext_ln1118_14 : 3
		sext_ln728_2 : 1
		ret_V_12 : 4
		add_ln700_1 : 5
		sext_ln1118_15 : 1
		r_V_14 : 2
		sext_ln1116_6 : 3
		r_V_17 : 4
		r_V_18 : 1
		ret_V_38 : 1
		lhs_V_4 : 2
		ret_V_16 : 3
		sext_ln1118_17 : 4
		mul_ln1193 : 5
		ret_V_39 : 6
		trunc_ln708_4 : 7
		r_V_19 : 1
		sext_ln728_4 : 2
		sext_ln728_5 : 1
		mul_ln1193_1 : 3
		sext_ln1193 : 4
		ret_V_41 : 5
		mul_ln700_3 : 1
		ret_V_43 : 2
		trunc_ln708_7 : 3
		add_ln1192_18 : 1
		sext_ln1192_16 : 2
		mul_ln1192_9 : 3
		ret_V_46 : 4
		trunc_ln708_s : 5
		mul_ln700_4 : 1
		ret_V_47 : 2
		trunc_ln708_3 : 3
	State 4
		ret_V_5 : 1
		sext_ln700_2 : 2
		sext_ln700_10 : 1
		mul_ln700 : 3
		sext_ln700_11 : 4
		sext_ln700_3 : 1
		add_ln700 : 5
		sext_ln1193_4 : 1
		ret_V_10 : 2
		sext_ln1118_9 : 3
		r_V_4 : 4
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_2 : 1
		sext_ln1118_18 : 1
		r_V_20 : 2
		sext_ln1116_8 : 1
		r_V_21 : 2
		ret_V_26 : 1
	State 5
		sext_ln1116 : 1
		r_V_29 : 2
		tmp_1 : 3
		rhs_V : 4
		ret_V_34 : 5
		trunc_ln708_1 : 6
		mul_ln1192_2 : 1
		sub_ln700_1 : 1
		tmp_9 : 1
		rhs_V_4 : 2
		ret_V_40 : 3
		trunc_ln708_5 : 4
		mul_ln1192_6 : 1
		sext_ln1116_9 : 1
		r_V_22 : 2
		r_V_23 : 1
		r_V_24 : 1
		zext_ln1118_1 : 2
		sext_ln1118_20 : 2
		r_V_25 : 3
	State 6
		mul_ln1192_3 : 1
		mul_ln1192_7 : 1
		r_V_26 : 1
		sext_ln1192_18 : 2
		mul_ln1192_10 : 3
		r_V_27 : 1
	State 7
		mul_ln1192_4 : 1
		ret_V_44 : 1
		tmp_8 : 2
		mul_ln1192_11 : 1
	State 8
		tmp : 1
		sext_ln708 : 2
		write_ln51 : 3
		write_ln53 : 1
		ret_V_48 : 1
		tmp_10 : 2
		sext_ln708_2 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  grp_operator_s_fu_241  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_248  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_255  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_262  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_269  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_276  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_283  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_290  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_s_fu_297  |    0    |  0.603  |    10   |   124   |
|   call   |  grp_operator_s_fu_304  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_311  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_318  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_325  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_332  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_339  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_346  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_353  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_360  |    0    |  0.603  |    10   |   124   |
|          |  grp_operator_1_fu_367  |    0    |  0.603  |    10   |   124   |
|----------|-------------------------|---------|---------|---------|---------|
|          |      r_V_28_fu_568      |    0    |    0    |    0    |    49   |
|          |      r_V_31_fu_636      |    0    |    0    |    0    |    33   |
|          |      r_V_17_fu_790      |    4    |    0    |    0    |    20   |
|          |      r_V_18_fu_796      |    0    |    0    |    0    |    49   |
|          |      r_V_19_fu_840      |    0    |    0    |    0    |    62   |
|          |    mul_ln700_1_fu_959   |    2    |    0    |    0    |    20   |
|          |    mul_ln700_2_fu_984   |    3    |    0    |    0    |    37   |
|          |      r_V_20_fu_1002     |    2    |    0    |    0    |    25   |
|          |      r_V_21_fu_1012     |    0    |    0    |    0    |    33   |
|          |      r_V_29_fu_1031     |    0    |    0    |    0    |    49   |
|          |   mul_ln1192_2_fu_1070  |    2    |    0    |    0    |    27   |
|          |   mul_ln1192_6_fu_1122  |    3    |    0    |    0    |    17   |
|          |      r_V_22_fu_1132     |    0    |    0    |    0    |    33   |
|          |      r_V_23_fu_1141     |    0    |    0    |    0    |    40   |
|          |      r_V_24_fu_1150     |    0    |    0    |    0    |    33   |
|    mul   |   mul_ln1192_3_fu_1170  |    3    |    0    |    0    |    21   |
|          |   mul_ln1192_7_fu_1182  |    3    |    0    |    0    |    32   |
|          |      r_V_26_fu_1191     |    0    |    0    |    0    |    33   |
|          |  mul_ln1192_10_fu_1204  |    2    |    0    |    0    |    30   |
|          |      r_V_27_fu_1213     |    0    |    0    |    0    |    49   |
|          |   mul_ln1192_4_fu_1225  |    3    |    0    |    0    |    28   |
|          |  mul_ln1192_11_fu_1256  |    2    |    0    |    0    |    20   |
|          |   mul_ln1192_1_fu_1310  |    1    |    0    |    0    |    0    |
|          |      r_V_32_fu_1316     |    1    |    0    |    0    |    0    |
|          |      r_V_13_fu_1331     |    1    |    0    |    0    |    0    |
|          |      r_V_16_fu_1337     |    1    |    0    |    0    |    0    |
|          |    mul_ln728_fu_1343    |    1    |    0    |    0    |    0    |
|          |     ret_V_31_fu_1374    |    1    |    0    |    0    |    0    |
|          |      r_V_6_fu_1398      |    1    |    0    |    0    |    0    |
|          |      r_V_9_fu_1406      |    1    |    0    |    0    |    0    |
|          |      r_V_4_fu_1478      |    1    |    0    |    0    |    0    |
|          |      r_V_25_fu_1484     |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     add_ln703_fu_408    |    0    |    0    |    0    |    21   |
|          |    add_ln703_2_fu_436   |    0    |    0    |    0    |    21   |
|          |     ret_V_33_fu_480     |    0    |    0    |    0    |    29   |
|          |     ret_V_14_fu_505     |    0    |    0    |    0    |    22   |
|          |     ret_V_19_fu_519     |    0    |    0    |    0    |    16   |
|          |    add_ln703_1_fu_585   |    0    |    0    |    0    |    62   |
|          |       ret_V_fu_606      |    0    |    0    |    0    |    62   |
|          |    add_ln703_3_fu_642   |    0    |    0    |    0    |    21   |
|    add   |    add_ln700_1_fu_750   |    0    |    0    |    0    |    62   |
|          |     ret_V_16_fu_811     |    0    |    0    |    0    |    22   |
|          |     ret_V_21_fu_990     |    0    |    0    |    0    |    38   |
|          |     ret_V_26_fu_1021    |    0    |    0    |    0    |    15   |
|          |     ret_V_34_fu_1049    |    0    |    0    |    0    |    37   |
|          |     ret_V_40_fu_1100    |    0    |    0    |    0    |    62   |
|          |     ret_V_44_fu_1234    |    0    |    0    |    0    |    80   |
|          |     ret_V_36_fu_1262    |    0    |    0    |    0    |    66   |
|          |     ret_V_48_fu_1289    |    0    |    0    |    0    |    72   |
|----------|-------------------------|---------|---------|---------|---------|
|          |    sub_ln703_1_fu_430   |    0    |    0    |    0    |    21   |
|          |     ret_V_37_fu_471     |    0    |    0    |    0    |    21   |
|          |     sub_ln703_fu_581    |    0    |    0    |    0    |    62   |
|          |      r_V_30_fu_591      |    0    |    0    |    0    |    21   |
|          |     ret_V_35_fu_600     |    0    |    0    |    0    |    62   |
|          |      r_V_33_fu_687      |    0    |    0    |    0    |    25   |
|    sub   |    sub_ln1192_fu_705    |    0    |    0    |    0    |    62   |
|          |      r_V_10_fu_729      |    0    |    0    |    0    |    39   |
|          |      r_V_14_fu_777      |    0    |    0    |    0    |    39   |
|          |     ret_V_38_fu_802     |    0    |    0    |    0    |    21   |
|          |     ret_V_10_fu_940     |    0    |    0    |    0    |    24   |
|          |     sub_ln700_fu_972    |    0    |    0    |    0    |    53   |
|          |   sub_ln700_1_fu_1083   |    0    |    0    |    0    |    62   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       grp_fu_1323       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1348       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1357       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_1365       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1414       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1431       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1439       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1459       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| addmuladd|       grp_fu_1448       |    1    |    0    |    0    |    0    |
|          |       grp_fu_1468       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| submuladd|       grp_fu_1380       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|  mul_sub |       grp_fu_1390       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|  mulsub  |       grp_fu_1422       |    1    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   x_V_read_read_fu_200  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          | write_ln50_write_fu_206 |    0    |    0    |    0    |    0    |
|          | write_ln51_write_fu_213 |    0    |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_220 |    0    |    0    |    0    |    0    |
|          | write_ln53_write_fu_227 |    0    |    0    |    0    |    0    |
|          | write_ln54_write_fu_234 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     p_Val2_7_fu_374     |    0    |    0    |    0    |    0    |
|          |     p_Val2_1_fu_384     |    0    |    0    |    0    |    0    |
|          |     p_Val2_s_fu_394     |    0    |    0    |    0    |    0    |
|          |     p_Val2_6_fu_414     |    0    |    0    |    0    |    0    |
|          |     p_Val2_13_fu_442    |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_453  |    0    |    0    |    0    |    0    |
|          |     trunc_ln_fu_485     |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_6_fu_525  |    0    |    0    |    0    |    0    |
|partselect|   trunc_ln708_9_fu_534  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_828  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_7_fu_874  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_883  |    0    |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_899  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_1054  |    0    |    0    |    0    |    0    |
|          |  trunc_ln708_5_fu_1106  |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_1240      |    0    |    0    |    0    |    0    |
|          |       tmp_fu_1267       |    0    |    0    |    0    |    0    |
|          |      tmp_10_fu_1295     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |   sext_ln1118_2_fu_404  |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_462    |    0    |    0    |    0    |    0    |
|          |      lhs_V_2_fu_465     |    0    |    0    |    0    |    0    |
|          |      rhs_V_2_fu_468     |    0    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_477   |    0    |    0    |    0    |    0    |
|          |      r_V_12_fu_495      |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_498  |    0    |    0    |    0    |    0    |
|          |      lhs_V_3_fu_501     |    0    |    0    |    0    |    0    |
|          |      r_V_15_fu_511      |    0    |    0    |    0    |    0    |
|          |   sext_ln703_4_fu_515   |    0    |    0    |    0    |    0    |
|          |    sext_ln700_fu_543    |    0    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_546   |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_1_fu_549  |    0    |    0    |    0    |    0    |
|          |       r_V_5_fu_552      |    0    |    0    |    0    |    0    |
|          |        r_V_fu_555       |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_2_fu_558  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_562  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_565  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_574  |    0    |    0    |    0    |    0    |
|          |       r_V_8_fu_578      |    0    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_597   |    0    |    0    |    0    |    0    |
|          |    sext_ln728_fu_612    |    0    |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_616   |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_3_fu_628  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_632  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_672  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_683  |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_9_fu_701  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_12_fu_725  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_13_fu_735  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_2_fu_746   |    0    |    0    |    0    |    0    |
|          |      rhs_V_3_fu_756     |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_15_fu_773  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_6_fu_783  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_16_fu_787  |    0    |    0    |    0    |    0    |
|          |      lhs_V_4_fu_807     |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_17_fu_817  |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_7_fu_837  |    0    |    0    |    0    |    0    |
|          |   sext_ln728_4_fu_846   |    0    |    0    |    0    |    0    |
|          |   sext_ln728_5_fu_857   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_8_fu_861   |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln700_9_fu_864   |    0    |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_908  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_10_fu_911  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_922   |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_926  |    0    |    0    |    0    |    0    |
|          |   sext_ln1193_4_fu_936  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_946  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_949  |    0    |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_953   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_5_fu_956   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_6_fu_978   |    0    |    0    |    0    |    0    |
|          |   sext_ln700_7_fu_981   |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_18_fu_995  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_19_fu_999  |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_8_fu_1008  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_15_fu_1018 |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_fu_1027   |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_1045      |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_1064  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_1067  |    0    |    0    |    0    |    0    |
|          |     rhs_V_4_fu_1096     |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_10_fu_1116 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_11_fu_1119 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_9_fu_1128  |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_10_fu_1147 |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_20_fu_1160 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_1164  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_1167  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_12_fu_1176 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_13_fu_1179 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_11_fu_1188 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_17_fu_1197 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_18_fu_1200 |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_12_fu_1210 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_1219  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_1222  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_14_fu_1231 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_19_fu_1250 |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_20_fu_1253 |    0    |    0    |    0    |    0    |
|          |    sext_ln708_fu_1277   |    0    |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_1282  |    0    |    0    |    0    |    0    |
|          |  sext_ln1192_21_fu_1286 |    0    |    0    |    0    |    0    |
|          |   sext_ln708_2_fu_1305  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |    trunc_ln51_fu_425    |    0    |    0    |    0    |    0    |
|          |   trunc_ln1118_fu_647   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |       tmp_2_fu_620      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_650   |    0    |    0    |    0    |    0    |
|          |       tmp_7_fu_657      |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_2_fu_665   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_3_fu_676   |    0    |    0    |    0    |    0    |
|          |      rhs_V_1_fu_693     |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_4_fu_711   |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_5_fu_718   |    0    |    0    |    0    |    0    |
|          |      lhs_V_1_fu_739     |    0    |    0    |    0    |    0    |
|          |   shl_ln1118_6_fu_759   |    0    |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1118_7_fu_766   |    0    |    0    |    0    |    0    |
|          |      lhs_V_5_fu_821     |    0    |    0    |    0    |    0    |
|          |      lhs_V_6_fu_850     |    0    |    0    |    0    |    0    |
|          |      rhs_V_5_fu_867     |    0    |    0    |    0    |    0    |
|          |      rhs_V_6_fu_892     |    0    |    0    |    0    |    0    |
|          |       lhs_V_fu_915      |    0    |    0    |    0    |    0    |
|          |       tmp_3_fu_929      |    0    |    0    |    0    |    0    |
|          |      shl_ln1_fu_965     |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_1037      |    0    |    0    |    0    |    0    |
|          |   shl_ln700_1_fu_1076   |    0    |    0    |    0    |    0    |
|          |      tmp_9_fu_1088      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   zext   |   zext_ln1118_fu_1138   |    0    |    0    |    0    |    0    |
|          |  zext_ln1118_1_fu_1156  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    52   |  11.457 |   190   |   4316  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|cos_lut_samples_V|    1   |    0   |    0   |
|sin_lut_samples_V|    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    2   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln700_1_reg_1685 |   30   |
|  add_ln700_reg_1725  |   30   |
| add_ln703_1_reg_1639 |   14   |
| add_ln703_2_reg_1545 |   14   |
| add_ln703_3_reg_1670 |   14   |
|  add_ln703_reg_1520  |   14   |
|   lhs_V_2_reg_1567   |   15   |
|mul_ln1192_10_reg_1825|   46   |
|mul_ln1192_11_reg_1845|   57   |
| mul_ln1192_1_reg_1535|   22   |
| mul_ln1192_2_reg_1775|   49   |
| mul_ln1192_3_reg_1815|   51   |
| mul_ln1192_4_reg_1835|   59   |
| mul_ln1192_6_reg_1790|   55   |
| mul_ln1192_7_reg_1820|   67   |
| mul_ln700_2_reg_1745 |   62   |
|  mul_ln728_reg_1604  |   22   |
|     p_10_reg_1805    |    7   |
|     p_11_reg_1810    |    9   |
|     p_3_reg_1780     |    9   |
|     p_7_reg_1765     |    7   |
|     p_8_reg_1665     |    7   |
|     p_9_reg_1735     |    9   |
|  p_Val2_13_reg_1550  |   14   |
|  p_Val2_14_reg_1649  |    7   |
|  p_Val2_16_reg_1660  |    9   |
|   p_Val2_1_reg_1500  |   14   |
|   p_Val2_6_reg_1525  |   14   |
|   p_Val2_7_reg_1490  |   14   |
| p_Val2_s_20_reg_1588 |    7   |
|   p_Val2_s_reg_1506  |   14   |
|     p_s_reg_1577     |    9   |
|    r_V_10_reg_1675   |   32   |
|    r_V_13_reg_1593   |   28   |
|    r_V_16_reg_1599   |   32   |
|    r_V_17_reg_1690   |   60   |
|    r_V_18_reg_1695   |   18   |
|    r_V_20_reg_1750   |   46   |
|    r_V_21_reg_1755   |   14   |
|    r_V_22_reg_1795   |   14   |
|    r_V_25_reg_1800   |   32   |
|    r_V_27_reg_1830   |   18   |
|    r_V_31_reg_1654   |   14   |
|    r_V_4_reg_1730    |   42   |
|   ret_V_12_reg_1680  |   23   |
|   ret_V_19_reg_1609  |   10   |
|   ret_V_23_reg_1619  |   24   |
|   ret_V_26_reg_1760  |    8   |
|   ret_V_31_reg_1629  |   21   |
|   ret_V_32_reg_1634  |   19   |
|   ret_V_37_reg_1572  |   15   |
|   ret_V_41_reg_1705  |   31   |
|   ret_V_9_reg_1644   |   21   |
|sext_ln1118_2_reg_1515|   22   |
|  sub_ln700_reg_1740  |   46   |
| sub_ln703_1_reg_1540 |   14   |
|    tmp_8_reg_1840    |    9   |
|trunc_ln708_1_reg_1770|   14   |
|trunc_ln708_2_reg_1562|   14   |
|trunc_ln708_3_reg_1720|   14   |
|trunc_ln708_4_reg_1700|   14   |
|trunc_ln708_5_reg_1785|   14   |
|trunc_ln708_6_reg_1614|   14   |
|trunc_ln708_7_reg_1710|   14   |
|trunc_ln708_9_reg_1624|   14   |
|trunc_ln708_s_reg_1715|   14   |
|   trunc_ln_reg_1583  |   14   |
+----------------------+--------+
|         Total        |  1524  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_operator_s_fu_241 |  p1  |   2  |  14  |   28   ||    9    |
| grp_operator_s_fu_248 |  p1  |   2  |  14  |   28   ||    9    |
|      grp_fu_1323      |  p0  |   2  |  14  |   28   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   84   ||  1.809  ||    27   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   52   |   11   |   190  |  4316  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |    -   |  1524  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   52   |   13   |  1714  |  4343  |
+-----------+--------+--------+--------+--------+--------+
