---
outline: 2
---

# Contador de Programa

::: details Source <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_PROGRAM_COUNTER.vhd" target="blank" style="float:right"><Badge type="tip" text="MODULE_PROGRAM_COUNTER.vhd &boxbox;" /></a>

<<< @/../src/TOP_LEVEL.vhd{vhdl:line-numbers}

:::

## Topology

![Topologia do Contador de Programa](/images/reference/components/module_program_counter.drawio.svg){.w-full .dark-invert}

## Generic interface

::: danger TO DO

Work in progress.

:::

## Port interface

### `clock` <Badge type="success" text="INPUT" />

Entrada do sinal de clock.

- Type: `std_logic`

::: danger TO DO

Work in progress.

:::

## Usage

::: danger TO DO

Work in progress.

:::

## RTL View

![RTL view from Contador de Programa](/images/reference/components/module_program_counter_netlist.svg){.w-full .dark-invert}

## Test cases

::: details Source <a href="https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_PROGRAM_COUNTER.py" target="blank" style="float:right"><Badge type="tip" text="test_MODULE_PROGRAM_COUNTER.py &boxbox;" /></a>

<<< @/../test/test_GENERIC_ADDER.py{py:line-numbers}

:::

::: danger TO DO

```md
### Case 1 <Badge type="info" text="tb_module_program_counter_case_1" />

Waveform:

![Waveform from caso de teste 1 da Controlador da Unidade de Execução/images/reference/components/tb_module_program_counter_case_1.svg){.w-full .dark-invert}
```

:::
