

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_2_stage_1_80_1'
================================================================
* Date:           Thu Dec 12 22:14:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |        1|  129925706|  4.000 ns|  0.520 sec|    1|  129925706|       no|
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_L2_fu_625                          |mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_L2                          |    13065|    13065|  52.260 us|  52.260 us|  13065|  13065|       no|
        |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3_fu_657  |mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3  |    50371|    50371|   0.201 ms|   0.201 ms|  50371|  50371|       no|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- merlinL7   |  129925705|  129925705|  16240713|          -|          -|     8|        no|
        | + merlinL6  |   16240640|   16240640|     63440|          -|          -|   256|        no|
        +-------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       97|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   206|    39399|    31786|    -|
|Memory               |        0|     -|        0|        0|   25|
|Multiplexer          |        -|     -|        -|     1448|    -|
|Register             |        -|     -|     1053|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   206|    40452|    33331|   25|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     9|        5|        8|    7|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     3|        1|        2|    2|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_L2_fu_625                          |mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_L2                          |        0|   81|  21313|  16946|    0|
    |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3_fu_657  |mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3  |        0|  125|  18086|  14840|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                               |                                                                         |        0|  206|  39399|  31786|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory          |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |merlin_input_9_0_buf_U     |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_25_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_26_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_27_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_28_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_29_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_30_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_31_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_32_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_33_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_34_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_35_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_36_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_37_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_38_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_39_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_40_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_41_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_42_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_43_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_44_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_45_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_46_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_47_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    |merlin_input_9_0_buf_48_U  |mars_kernel_0_1_node_2_stage_1_80_1_merlin_input_9_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2116|   32|     1|        67712|
    +---------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                      |                                                                        |        0|  0|   0|   25| 52900|  800|    25|      1692800|
    +---------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_807_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln79_fu_853_p2                 |         +|   0|  0|  16|           9|           1|
    |empty_54_fu_863_p2                 |         +|   0|  0|  18|          11|          11|
    |empty_fu_834_p2                    |         -|   0|  0|  18|          11|          11|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op118_readreq_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_801_p2                |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln79_fu_847_p2                |      icmp|   0|  0|  17|           9|          10|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  97|          50|          41|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  364|         78|    1|         78|
    |i_sub_fu_266                          |    9|          2|    4|          8|
    |j_reg_614                             |    9|          2|    9|         18|
    |m_axi_merlin_gmem_Cnn_128_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_merlin_gmem_Cnn_128_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARID      |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_128_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_Cnn_128_0_blk_n_AR        |    9|          2|    1|          2|
    |merlin_input_9_0_buf_25_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_25_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_25_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_26_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_26_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_26_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_27_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_27_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_27_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_28_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_28_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_28_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_29_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_29_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_29_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_30_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_30_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_30_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_31_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_31_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_31_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_32_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_32_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_32_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_33_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_33_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_33_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_34_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_34_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_34_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_35_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_35_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_35_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_36_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_36_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_36_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_37_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_37_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_37_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_38_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_38_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_38_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_39_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_39_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_39_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_40_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_40_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_40_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_41_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_41_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_41_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_42_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_42_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_42_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_43_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_43_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_43_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_44_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_44_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_44_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_45_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_45_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_45_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_46_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_46_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_46_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_47_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_47_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_47_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_48_address0      |   14|          3|   12|         36|
    |merlin_input_9_0_buf_48_ce0           |   14|          3|    1|          3|
    |merlin_input_9_0_buf_48_we0           |    9|          2|    1|          2|
    |merlin_input_9_0_buf_address0         |   14|          3|   12|         36|
    |merlin_input_9_0_buf_ce0              |   14|          3|    1|          3|
    |merlin_input_9_0_buf_we0              |    9|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1448|        313|  487|       1472|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln71_reg_933                                                                                 |   4|   0|    4|          0|
    |add_ln79_reg_951                                                                                 |   9|   0|    9|          0|
    |ap_CS_fsm                                                                                        |  77|   0|   77|          0|
    |empty_54_reg_956                                                                                 |  11|   0|   11|          0|
    |empty_reg_938                                                                                    |   8|   0|   11|          3|
    |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_L2_fu_625_ap_start_reg                          |   1|   0|    1|          0|
    |grp_mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3_fu_657_ap_start_reg  |   1|   0|    1|          0|
    |i_sub_fu_266                                                                                     |   4|   0|    4|          0|
    |icmp_ln71_reg_929                                                                                |   1|   0|    1|          0|
    |j_reg_614                                                                                        |   9|   0|    9|          0|
    |merlin_gmem_Cnn_128_0_addr_reg_916                                                               |  64|   0|   64|          0|
    |tmp_151_reg_943                                                                                  |   3|   0|   11|          8|
    |trunc_ln71_reg_924                                                                               |   3|   0|    3|          0|
    |trunc_ln_reg_911                                                                                 |  58|   0|   58|          0|
    |weight_9_0_buf_0_0_0_load_reg_1086                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_0_1_load_reg_1091                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_0_2_load_reg_1096                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_0_3_load_reg_1101                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_0_4_load_reg_1106                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_1_0_load_reg_1111                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_1_1_load_reg_1116                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_1_2_load_reg_1121                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_1_3_load_reg_1126                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_1_4_load_reg_1131                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_2_0_load_reg_1136                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_2_1_load_reg_1141                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_2_2_load_reg_1146                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_2_3_load_reg_1151                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_2_4_load_reg_1156                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_3_0_load_reg_1161                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_3_1_load_reg_1166                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_3_2_load_reg_1171                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_3_3_load_reg_1176                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_3_4_load_reg_1181                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_4_0_load_reg_1186                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_4_1_load_reg_1191                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_4_2_load_reg_1196                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_4_3_load_reg_1201                                                               |  32|   0|   32|          0|
    |weight_9_0_buf_0_4_4_load_reg_1206                                                               |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            |1053|   0| 1064|         11|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1|  return value|
|exec                                  |   in|    1|     ap_none|                                 exec|        scalar|
|m_axi_merlin_gmem_Cnn_128_0_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|merlin_input                          |   in|   64|     ap_none|                         merlin_input|        scalar|
|merlin_output_buf_0_0_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0        |  out|   15|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_address1        |  out|   15|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0       |  out|   15|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_address1       |  out|   15|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_15|         array|
|weight_9_0_buf_0_0_0_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_0_0|         array|
|weight_9_0_buf_0_0_0_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_0_0|         array|
|weight_9_0_buf_0_0_0_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_0_0|         array|
|weight_9_0_buf_0_0_1_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_0_1|         array|
|weight_9_0_buf_0_0_1_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_0_1|         array|
|weight_9_0_buf_0_0_1_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_0_1|         array|
|weight_9_0_buf_0_0_2_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_0_2|         array|
|weight_9_0_buf_0_0_2_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_0_2|         array|
|weight_9_0_buf_0_0_2_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_0_2|         array|
|weight_9_0_buf_0_0_3_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_0_3|         array|
|weight_9_0_buf_0_0_3_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_0_3|         array|
|weight_9_0_buf_0_0_3_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_0_3|         array|
|weight_9_0_buf_0_0_4_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_0_4|         array|
|weight_9_0_buf_0_0_4_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_0_4|         array|
|weight_9_0_buf_0_0_4_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_0_4|         array|
|weight_9_0_buf_0_1_0_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_1_0|         array|
|weight_9_0_buf_0_1_0_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_1_0|         array|
|weight_9_0_buf_0_1_0_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_1_0|         array|
|weight_9_0_buf_0_1_1_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_1_1|         array|
|weight_9_0_buf_0_1_1_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_1_1|         array|
|weight_9_0_buf_0_1_1_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_1_1|         array|
|weight_9_0_buf_0_1_2_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_1_2|         array|
|weight_9_0_buf_0_1_2_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_1_2|         array|
|weight_9_0_buf_0_1_2_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_1_2|         array|
|weight_9_0_buf_0_1_3_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_1_3|         array|
|weight_9_0_buf_0_1_3_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_1_3|         array|
|weight_9_0_buf_0_1_3_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_1_3|         array|
|weight_9_0_buf_0_1_4_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_1_4|         array|
|weight_9_0_buf_0_1_4_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_1_4|         array|
|weight_9_0_buf_0_1_4_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_1_4|         array|
|weight_9_0_buf_0_2_0_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_2_0|         array|
|weight_9_0_buf_0_2_0_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_2_0|         array|
|weight_9_0_buf_0_2_0_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_2_0|         array|
|weight_9_0_buf_0_2_1_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_2_1|         array|
|weight_9_0_buf_0_2_1_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_2_1|         array|
|weight_9_0_buf_0_2_1_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_2_1|         array|
|weight_9_0_buf_0_2_2_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_2_2|         array|
|weight_9_0_buf_0_2_2_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_2_2|         array|
|weight_9_0_buf_0_2_2_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_2_2|         array|
|weight_9_0_buf_0_2_3_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_2_3|         array|
|weight_9_0_buf_0_2_3_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_2_3|         array|
|weight_9_0_buf_0_2_3_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_2_3|         array|
|weight_9_0_buf_0_2_4_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_2_4|         array|
|weight_9_0_buf_0_2_4_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_2_4|         array|
|weight_9_0_buf_0_2_4_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_2_4|         array|
|weight_9_0_buf_0_3_0_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_3_0|         array|
|weight_9_0_buf_0_3_0_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_3_0|         array|
|weight_9_0_buf_0_3_0_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_3_0|         array|
|weight_9_0_buf_0_3_1_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_3_1|         array|
|weight_9_0_buf_0_3_1_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_3_1|         array|
|weight_9_0_buf_0_3_1_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_3_1|         array|
|weight_9_0_buf_0_3_2_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_3_2|         array|
|weight_9_0_buf_0_3_2_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_3_2|         array|
|weight_9_0_buf_0_3_2_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_3_2|         array|
|weight_9_0_buf_0_3_3_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_3_3|         array|
|weight_9_0_buf_0_3_3_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_3_3|         array|
|weight_9_0_buf_0_3_3_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_3_3|         array|
|weight_9_0_buf_0_3_4_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_3_4|         array|
|weight_9_0_buf_0_3_4_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_3_4|         array|
|weight_9_0_buf_0_3_4_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_3_4|         array|
|weight_9_0_buf_0_4_0_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_4_0|         array|
|weight_9_0_buf_0_4_0_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_4_0|         array|
|weight_9_0_buf_0_4_0_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_4_0|         array|
|weight_9_0_buf_0_4_1_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_4_1|         array|
|weight_9_0_buf_0_4_1_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_4_1|         array|
|weight_9_0_buf_0_4_1_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_4_1|         array|
|weight_9_0_buf_0_4_2_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_4_2|         array|
|weight_9_0_buf_0_4_2_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_4_2|         array|
|weight_9_0_buf_0_4_2_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_4_2|         array|
|weight_9_0_buf_0_4_3_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_4_3|         array|
|weight_9_0_buf_0_4_3_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_4_3|         array|
|weight_9_0_buf_0_4_3_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_4_3|         array|
|weight_9_0_buf_0_4_4_address0         |  out|   11|   ap_memory|                 weight_9_0_buf_0_4_4|         array|
|weight_9_0_buf_0_4_4_ce0              |  out|    1|   ap_memory|                 weight_9_0_buf_0_4_4|         array|
|weight_9_0_buf_0_4_4_q0               |   in|   32|   ap_memory|                 weight_9_0_buf_0_4_4|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+

