ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB348:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "os.h"
  23:Core/Src/main.c **** #include "uart.h"
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc3;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.c **** I2C_HandleTypeDef hi2c4;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi5;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  53:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim15;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  56:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** UART_HandleTypeDef huart1;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  65:Core/Src/main.c **** void SystemClock_Config(void);
  66:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  67:Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:Core/Src/main.c **** static void MX_TIM17_Init(void);
  69:Core/Src/main.c **** static void MX_TIM16_Init(void);
  70:Core/Src/main.c **** static void MX_I2C1_Init(void);
  71:Core/Src/main.c **** static void MX_I2C4_Init(void);
  72:Core/Src/main.c **** static void MX_TIM15_Init(void);
  73:Core/Src/main.c **** static void MX_TIM1_Init(void);
  74:Core/Src/main.c **** static void MX_ADC3_Init(void);
  75:Core/Src/main.c **** static void MX_ADC1_Init(void);
  76:Core/Src/main.c **** static void MX_SPI5_Init(void);
  77:Core/Src/main.c **** static void MX_TIM5_Init(void);
  78:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  79:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  84:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* USER CODE END 0 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /**
  89:Core/Src/main.c ****   * @brief  The application entry point.
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 3


  90:Core/Src/main.c ****   * @retval int
  91:Core/Src/main.c ****   */
  92:Core/Src/main.c **** int main(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****     /* USER CODE END 1 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****     /* Enable I-Cache---------------------------------------------------------*/
  99:Core/Src/main.c ****     SCB_EnableICache();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     /* Enable D-Cache---------------------------------------------------------*/
 102:Core/Src/main.c ****     SCB_EnableDCache();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****     HAL_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* USER CODE END Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****     /* Configure the system clock */
 114:Core/Src/main.c ****     SystemClock_Config();
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     /* Configure the peripherals common clocks */
 117:Core/Src/main.c ****     PeriphCommonClock_Config();
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE END SysInit */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     /* Initialize all configured peripherals */
 124:Core/Src/main.c ****     MX_GPIO_Init();
 125:Core/Src/main.c ****     MX_TIM17_Init();
 126:Core/Src/main.c ****     MX_TIM16_Init();
 127:Core/Src/main.c ****     MX_I2C1_Init();
 128:Core/Src/main.c ****     MX_I2C4_Init();
 129:Core/Src/main.c ****     MX_TIM15_Init();
 130:Core/Src/main.c ****     MX_TIM1_Init();
 131:Core/Src/main.c ****     MX_ADC3_Init();
 132:Core/Src/main.c ****     MX_ADC1_Init();
 133:Core/Src/main.c ****     MX_SPI5_Init();
 134:Core/Src/main.c ****     MX_TIM5_Init();
 135:Core/Src/main.c ****     MX_USART1_UART_Init();
 136:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 137:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim15);
 138:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 139:Core/Src/main.c **** 	  HAL_TIM_Base_Start_IT(&htim17);
 140:Core/Src/main.c ****     //HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 141:Core/Src/main.c ****     //HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 142:Core/Src/main.c ****     //HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 143:Core/Src/main.c ****     Uart_Receive_Init();
 144:Core/Src/main.c ****     Os_Init_Task();
 145:Core/Src/main.c ****     /* USER CODE END 2 */
 146:Core/Src/main.c ****     /* Infinite loop */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 4


 147:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 148:Core/Src/main.c ****     while (1)
 149:Core/Src/main.c ****     {
 150:Core/Src/main.c ****         /* USER CODE END WHILE */
 151:Core/Src/main.c ****         Os_Handler();
 152:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 153:Core/Src/main.c ****     }
 154:Core/Src/main.c ****     /* USER CODE END 3 */
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****   * @brief System Clock Configuration
 158:Core/Src/main.c ****   * @retval None
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c **** void SystemClock_Config(void)
 161:Core/Src/main.c **** {
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Supply configuration update enable
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 168:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 173:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_CSI);
 176:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 177:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 180:Core/Src/main.c ****   RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 181:Core/Src/main.c ****   RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 240;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 199:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 5


 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /**
 216:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 217:Core/Src/main.c ****   * @retval None
 218:Core/Src/main.c ****   */
 219:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 220:Core/Src/main.c **** {
 221:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /** Initializes the peripherals clock
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 37;
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 231:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 232:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 233:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 234:Core/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 235:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c **** }
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** /**
 242:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 243:Core/Src/main.c ****   * @param None
 244:Core/Src/main.c ****   * @retval None
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c **** static void MX_ADC1_Init(void)
 247:Core/Src/main.c **** {
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 254:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 259:Core/Src/main.c ****   /** Common config
 260:Core/Src/main.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 6


 261:Core/Src/main.c ****   hadc1.Instance = ADC1;
 262:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 263:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 264:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 265:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 266:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 267:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 268:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 269:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 270:Core/Src/main.c ****   hadc1.Init.NbrOfDiscConversion = 1;
 271:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 272:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 273:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 274:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 275:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 276:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 277:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     Error_Handler();
 280:Core/Src/main.c ****   }
 281:Core/Src/main.c ****   /** Configure the ADC multi-mode
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 284:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 285:Core/Src/main.c ****   {
 286:Core/Src/main.c ****     Error_Handler();
 287:Core/Src/main.c ****   }
 288:Core/Src/main.c ****   /** Configure Regular Channel
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_6;
 291:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 292:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 293:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 294:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 295:Core/Src/main.c ****   sConfig.Offset = 0;
 296:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /** Configure Regular Channel
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief ADC3 Initialization Function
 317:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 7


 318:Core/Src/main.c ****   * @retval None
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** static void MX_ADC3_Init(void)
 321:Core/Src/main.c **** {
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE END ADC3_Init 0 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE END ADC3_Init 1 */
 332:Core/Src/main.c ****   /** Common config
 333:Core/Src/main.c ****   */
 334:Core/Src/main.c ****   hadc3.Instance = ADC3;
 335:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 336:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 337:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 338:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 339:Core/Src/main.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 340:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 341:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 2;
 342:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = ENABLE;
 343:Core/Src/main.c ****   hadc3.Init.NbrOfDiscConversion = 1;
 344:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 345:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 346:Core/Src/main.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 347:Core/Src/main.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 348:Core/Src/main.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 349:Core/Src/main.c ****   hadc3.Init.OversamplingMode = DISABLE;
 350:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   /** Configure Regular Channel
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 357:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 358:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 359:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 360:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 361:Core/Src/main.c ****   sConfig.Offset = 0;
 362:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 363:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 364:Core/Src/main.c ****   {
 365:Core/Src/main.c ****     Error_Handler();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   /** Configure Regular Channel
 368:Core/Src/main.c ****   */
 369:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_VBAT;
 370:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 371:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
 374:Core/Src/main.c ****   }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 8


 375:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END ADC3_Init 2 */
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c **** /**
 382:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 383:Core/Src/main.c ****   * @param None
 384:Core/Src/main.c ****   * @retval None
 385:Core/Src/main.c ****   */
 386:Core/Src/main.c **** static void MX_I2C1_Init(void)
 387:Core/Src/main.c **** {
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 396:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 397:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00B03FDB;
 398:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 399:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 400:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 401:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 402:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 403:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 404:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 405:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 406:Core/Src/main.c ****   {
 407:Core/Src/main.c ****     Error_Handler();
 408:Core/Src/main.c ****   }
 409:Core/Src/main.c ****   /** Configure Analogue filter
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   /** Configure Digital filter
 416:Core/Src/main.c ****   */
 417:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****     Error_Handler();
 420:Core/Src/main.c ****   }
 421:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** }
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** /**
 428:Core/Src/main.c ****   * @brief I2C4 Initialization Function
 429:Core/Src/main.c ****   * @param None
 430:Core/Src/main.c ****   * @retval None
 431:Core/Src/main.c ****   */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 9


 432:Core/Src/main.c **** static void MX_I2C4_Init(void)
 433:Core/Src/main.c **** {
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 0 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE END I2C4_Init 0 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 1 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   /* USER CODE END I2C4_Init 1 */
 442:Core/Src/main.c ****   hi2c4.Instance = I2C4;
 443:Core/Src/main.c ****   hi2c4.Init.Timing = 0x307075B1;
 444:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 445:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 446:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 447:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 448:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 449:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 450:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 451:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 452:Core/Src/main.c ****   {
 453:Core/Src/main.c ****     Error_Handler();
 454:Core/Src/main.c ****   }
 455:Core/Src/main.c ****   /** Configure Analogue filter
 456:Core/Src/main.c ****   */
 457:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 458:Core/Src/main.c ****   {
 459:Core/Src/main.c ****     Error_Handler();
 460:Core/Src/main.c ****   }
 461:Core/Src/main.c ****   /** Configure Digital filter
 462:Core/Src/main.c ****   */
 463:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     Error_Handler();
 466:Core/Src/main.c ****   }
 467:Core/Src/main.c ****   /* USER CODE BEGIN I2C4_Init 2 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END I2C4_Init 2 */
 470:Core/Src/main.c **** 
 471:Core/Src/main.c **** }
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** /**
 474:Core/Src/main.c ****   * @brief SPI5 Initialization Function
 475:Core/Src/main.c ****   * @param None
 476:Core/Src/main.c ****   * @retval None
 477:Core/Src/main.c ****   */
 478:Core/Src/main.c **** static void MX_SPI5_Init(void)
 479:Core/Src/main.c **** {
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 0 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE END SPI5_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 1 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END SPI5_Init 1 */
 488:Core/Src/main.c ****   /* SPI5 parameter configuration*/
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 10


 489:Core/Src/main.c ****   hspi5.Instance = SPI5;
 490:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 491:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 492:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 493:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 494:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 495:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 496:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 497:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 498:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 499:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 500:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 0x0;
 501:Core/Src/main.c ****   hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 502:Core/Src/main.c ****   hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 503:Core/Src/main.c ****   hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 504:Core/Src/main.c ****   hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 505:Core/Src/main.c ****   hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 506:Core/Src/main.c ****   hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 507:Core/Src/main.c ****   hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 508:Core/Src/main.c ****   hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 509:Core/Src/main.c ****   hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 510:Core/Src/main.c ****   hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 511:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 512:Core/Src/main.c ****   {
 513:Core/Src/main.c ****     Error_Handler();
 514:Core/Src/main.c ****   }
 515:Core/Src/main.c ****   /* USER CODE BEGIN SPI5_Init 2 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE END SPI5_Init 2 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c **** }
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** /**
 522:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 523:Core/Src/main.c ****   * @param None
 524:Core/Src/main.c ****   * @retval None
 525:Core/Src/main.c ****   */
 526:Core/Src/main.c **** static void MX_TIM1_Init(void)
 527:Core/Src/main.c **** {
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 534:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 535:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 536:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 541:Core/Src/main.c ****   htim1.Instance = TIM1;
 542:Core/Src/main.c ****   htim1.Init.Prescaler = 479;
 543:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 544:Core/Src/main.c ****   htim1.Init.Period = 10000;
 545:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 11


 546:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 547:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 548:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 549:Core/Src/main.c ****   {
 550:Core/Src/main.c ****     Error_Handler();
 551:Core/Src/main.c ****   }
 552:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 553:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 554:Core/Src/main.c ****   {
 555:Core/Src/main.c ****     Error_Handler();
 556:Core/Src/main.c ****   }
 557:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 558:Core/Src/main.c ****   {
 559:Core/Src/main.c ****     Error_Handler();
 560:Core/Src/main.c ****   }
 561:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 562:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 563:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 564:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 565:Core/Src/main.c ****   {
 566:Core/Src/main.c ****     Error_Handler();
 567:Core/Src/main.c ****   }
 568:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 569:Core/Src/main.c ****   sConfigOC.Pulse = 5000;
 570:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 571:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 572:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 573:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 574:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 575:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****     Error_Handler();
 578:Core/Src/main.c ****   }
 579:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 580:Core/Src/main.c ****   {
 581:Core/Src/main.c ****     Error_Handler();
 582:Core/Src/main.c ****   }
 583:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 584:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 585:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 586:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 587:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 588:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 589:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 590:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 591:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 592:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 593:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 594:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 595:Core/Src/main.c ****   {
 596:Core/Src/main.c ****     Error_Handler();
 597:Core/Src/main.c ****   }
 598:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 601:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 602:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 12


 603:Core/Src/main.c **** }
 604:Core/Src/main.c **** 
 605:Core/Src/main.c **** /**
 606:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 607:Core/Src/main.c ****   * @param None
 608:Core/Src/main.c ****   * @retval None
 609:Core/Src/main.c ****   */
 610:Core/Src/main.c **** static void MX_TIM5_Init(void)
 611:Core/Src/main.c **** {
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 618:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 619:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 624:Core/Src/main.c ****   htim5.Instance = TIM5;
 625:Core/Src/main.c ****   htim5.Init.Prescaler = 119;
 626:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 627:Core/Src/main.c ****   htim5.Init.Period = 1000;
 628:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 629:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 630:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 631:Core/Src/main.c ****   {
 632:Core/Src/main.c ****     Error_Handler();
 633:Core/Src/main.c ****   }
 634:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 635:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 636:Core/Src/main.c ****   {
 637:Core/Src/main.c ****     Error_Handler();
 638:Core/Src/main.c ****   }
 639:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 640:Core/Src/main.c ****   {
 641:Core/Src/main.c ****     Error_Handler();
 642:Core/Src/main.c ****   }
 643:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 644:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 645:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 646:Core/Src/main.c ****   {
 647:Core/Src/main.c ****     Error_Handler();
 648:Core/Src/main.c ****   }
 649:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 650:Core/Src/main.c ****   sConfigOC.Pulse = 500;
 651:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 652:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 653:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 654:Core/Src/main.c ****   {
 655:Core/Src/main.c ****     Error_Handler();
 656:Core/Src/main.c ****   }
 657:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 13


 660:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** }
 663:Core/Src/main.c **** 
 664:Core/Src/main.c **** /**
 665:Core/Src/main.c ****   * @brief TIM15 Initialization Function
 666:Core/Src/main.c ****   * @param None
 667:Core/Src/main.c ****   * @retval None
 668:Core/Src/main.c ****   */
 669:Core/Src/main.c **** static void MX_TIM15_Init(void)
 670:Core/Src/main.c **** {
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE BEGIN TIM15_Init 0 */
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****   /* USER CODE END TIM15_Init 0 */
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 677:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /* USER CODE BEGIN TIM15_Init 1 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE END TIM15_Init 1 */
 682:Core/Src/main.c ****   htim15.Instance = TIM15;
 683:Core/Src/main.c ****   htim15.Init.Prescaler = 239;
 684:Core/Src/main.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 685:Core/Src/main.c ****   htim15.Init.Period = 9999;
 686:Core/Src/main.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 687:Core/Src/main.c ****   htim15.Init.RepetitionCounter = 0;
 688:Core/Src/main.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 689:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 690:Core/Src/main.c ****   {
 691:Core/Src/main.c ****     Error_Handler();
 692:Core/Src/main.c ****   }
 693:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 694:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 695:Core/Src/main.c ****   {
 696:Core/Src/main.c ****     Error_Handler();
 697:Core/Src/main.c ****   }
 698:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 699:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 700:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 701:Core/Src/main.c ****   {
 702:Core/Src/main.c ****     Error_Handler();
 703:Core/Src/main.c ****   }
 704:Core/Src/main.c ****   /* USER CODE BEGIN TIM15_Init 2 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE END TIM15_Init 2 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c **** }
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** /**
 711:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 712:Core/Src/main.c ****   * @param None
 713:Core/Src/main.c ****   * @retval None
 714:Core/Src/main.c ****   */
 715:Core/Src/main.c **** static void MX_TIM16_Init(void)
 716:Core/Src/main.c **** {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 14


 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 723:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 728:Core/Src/main.c ****   htim16.Instance = TIM16;
 729:Core/Src/main.c ****   htim16.Init.Prescaler = 23;
 730:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 731:Core/Src/main.c ****   htim16.Init.Period = 9;
 732:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 733:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 734:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 735:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 736:Core/Src/main.c ****   {
 737:Core/Src/main.c ****     Error_Handler();
 738:Core/Src/main.c ****   }
 739:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 740:Core/Src/main.c ****   {
 741:Core/Src/main.c ****     Error_Handler();
 742:Core/Src/main.c ****   }
 743:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 744:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 745:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 746:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 747:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 748:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 749:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 750:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 751:Core/Src/main.c ****   {
 752:Core/Src/main.c ****     Error_Handler();
 753:Core/Src/main.c ****   }
 754:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 755:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 756:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 757:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 759:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 761:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 762:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 763:Core/Src/main.c ****   {
 764:Core/Src/main.c ****     Error_Handler();
 765:Core/Src/main.c ****   }
 766:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 767:Core/Src/main.c **** 
 768:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 769:Core/Src/main.c **** 
 770:Core/Src/main.c **** }
 771:Core/Src/main.c **** 
 772:Core/Src/main.c **** /**
 773:Core/Src/main.c ****   * @brief TIM17 Initialization Function
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 15


 774:Core/Src/main.c ****   * @param None
 775:Core/Src/main.c ****   * @retval None
 776:Core/Src/main.c ****   */
 777:Core/Src/main.c **** static void MX_TIM17_Init(void)
 778:Core/Src/main.c **** {
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 783:Core/Src/main.c **** 
 784:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 785:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 790:Core/Src/main.c ****   htim17.Instance = TIM17;
 791:Core/Src/main.c ****   htim17.Init.Prescaler = 239;
 792:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 793:Core/Src/main.c ****   htim17.Init.Period = 999;
 794:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 795:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 796:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 797:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 798:Core/Src/main.c ****   {
 799:Core/Src/main.c ****     Error_Handler();
 800:Core/Src/main.c ****   }
 801:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 802:Core/Src/main.c ****   {
 803:Core/Src/main.c ****     Error_Handler();
 804:Core/Src/main.c ****   }
 805:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 806:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 807:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 808:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 809:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 810:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 811:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 812:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 813:Core/Src/main.c ****   {
 814:Core/Src/main.c ****     Error_Handler();
 815:Core/Src/main.c ****   }
 816:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 817:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 818:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 819:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 820:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 821:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 822:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 823:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 824:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 825:Core/Src/main.c ****   {
 826:Core/Src/main.c ****     Error_Handler();
 827:Core/Src/main.c ****   }
 828:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 829:Core/Src/main.c **** 
 830:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 16


 831:Core/Src/main.c **** 
 832:Core/Src/main.c **** }
 833:Core/Src/main.c **** 
 834:Core/Src/main.c **** /**
 835:Core/Src/main.c ****   * @brief USART1 Initialization Function
 836:Core/Src/main.c ****   * @param None
 837:Core/Src/main.c ****   * @retval None
 838:Core/Src/main.c ****   */
 839:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 840:Core/Src/main.c **** {
 841:Core/Src/main.c **** 
 842:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 843:Core/Src/main.c **** 
 844:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 845:Core/Src/main.c **** 
 846:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 847:Core/Src/main.c **** 
 848:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 849:Core/Src/main.c ****   huart1.Instance = USART1;
 850:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 851:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 852:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 853:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 854:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 855:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 856:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 857:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 858:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 859:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 860:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 861:Core/Src/main.c ****   {
 862:Core/Src/main.c ****     Error_Handler();
 863:Core/Src/main.c ****   }
 864:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 865:Core/Src/main.c ****   {
 866:Core/Src/main.c ****     Error_Handler();
 867:Core/Src/main.c ****   }
 868:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 869:Core/Src/main.c ****   {
 870:Core/Src/main.c ****     Error_Handler();
 871:Core/Src/main.c ****   }
 872:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 873:Core/Src/main.c ****   {
 874:Core/Src/main.c ****     Error_Handler();
 875:Core/Src/main.c ****   }
 876:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 877:Core/Src/main.c **** 
 878:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 879:Core/Src/main.c **** 
 880:Core/Src/main.c **** }
 881:Core/Src/main.c **** 
 882:Core/Src/main.c **** /**
 883:Core/Src/main.c ****   * @brief GPIO Initialization Function
 884:Core/Src/main.c ****   * @param None
 885:Core/Src/main.c ****   * @retval None
 886:Core/Src/main.c ****   */
 887:Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 17


 888:Core/Src/main.c **** {
  27              		.loc 1 888 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 56
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8FB0     		sub	sp, sp, #60
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 96
 889:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 889 3 view .LVU1
  47              		.loc 1 889 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0994     		str	r4, [sp, #36]
  50 000a 0A94     		str	r4, [sp, #40]
  51 000c 0B94     		str	r4, [sp, #44]
  52 000e 0C94     		str	r4, [sp, #48]
  53 0010 0D94     		str	r4, [sp, #52]
 890:Core/Src/main.c **** 
 891:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 892:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 892 3 is_stmt 1 view .LVU3
  55              	.LBB48:
  56              		.loc 1 892 3 view .LVU4
  57              		.loc 1 892 3 view .LVU5
  58 0012 794B     		ldr	r3, .L3
  59 0014 D3F8E020 		ldr	r2, [r3, #224]
  60 0018 42F01002 		orr	r2, r2, #16
  61 001c C3F8E020 		str	r2, [r3, #224]
  62              		.loc 1 892 3 view .LVU6
  63 0020 D3F8E020 		ldr	r2, [r3, #224]
  64 0024 02F01002 		and	r2, r2, #16
  65 0028 0092     		str	r2, [sp]
  66              		.loc 1 892 3 view .LVU7
  67 002a 009A     		ldr	r2, [sp]
  68              	.LBE48:
  69              		.loc 1 892 3 view .LVU8
 893:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
  70              		.loc 1 893 3 view .LVU9
  71              	.LBB49:
  72              		.loc 1 893 3 view .LVU10
  73              		.loc 1 893 3 view .LVU11
  74 002c D3F8E020 		ldr	r2, [r3, #224]
  75 0030 42F48072 		orr	r2, r2, #256
  76 0034 C3F8E020 		str	r2, [r3, #224]
  77              		.loc 1 893 3 view .LVU12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 18


  78 0038 D3F8E020 		ldr	r2, [r3, #224]
  79 003c 02F48072 		and	r2, r2, #256
  80 0040 0192     		str	r2, [sp, #4]
  81              		.loc 1 893 3 view .LVU13
  82 0042 019A     		ldr	r2, [sp, #4]
  83              	.LBE49:
  84              		.loc 1 893 3 view .LVU14
 894:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  85              		.loc 1 894 3 view .LVU15
  86              	.LBB50:
  87              		.loc 1 894 3 view .LVU16
  88              		.loc 1 894 3 view .LVU17
  89 0044 D3F8E020 		ldr	r2, [r3, #224]
  90 0048 42F02002 		orr	r2, r2, #32
  91 004c C3F8E020 		str	r2, [r3, #224]
  92              		.loc 1 894 3 view .LVU18
  93 0050 D3F8E020 		ldr	r2, [r3, #224]
  94 0054 02F02002 		and	r2, r2, #32
  95 0058 0292     		str	r2, [sp, #8]
  96              		.loc 1 894 3 view .LVU19
  97 005a 029A     		ldr	r2, [sp, #8]
  98              	.LBE50:
  99              		.loc 1 894 3 view .LVU20
 895:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 100              		.loc 1 895 3 view .LVU21
 101              	.LBB51:
 102              		.loc 1 895 3 view .LVU22
 103              		.loc 1 895 3 view .LVU23
 104 005c D3F8E020 		ldr	r2, [r3, #224]
 105 0060 42F00402 		orr	r2, r2, #4
 106 0064 C3F8E020 		str	r2, [r3, #224]
 107              		.loc 1 895 3 view .LVU24
 108 0068 D3F8E020 		ldr	r2, [r3, #224]
 109 006c 02F00402 		and	r2, r2, #4
 110 0070 0392     		str	r2, [sp, #12]
 111              		.loc 1 895 3 view .LVU25
 112 0072 039A     		ldr	r2, [sp, #12]
 113              	.LBE51:
 114              		.loc 1 895 3 view .LVU26
 896:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 115              		.loc 1 896 3 view .LVU27
 116              	.LBB52:
 117              		.loc 1 896 3 view .LVU28
 118              		.loc 1 896 3 view .LVU29
 119 0074 D3F8E020 		ldr	r2, [r3, #224]
 120 0078 42F08002 		orr	r2, r2, #128
 121 007c C3F8E020 		str	r2, [r3, #224]
 122              		.loc 1 896 3 view .LVU30
 123 0080 D3F8E020 		ldr	r2, [r3, #224]
 124 0084 02F08002 		and	r2, r2, #128
 125 0088 0492     		str	r2, [sp, #16]
 126              		.loc 1 896 3 view .LVU31
 127 008a 049A     		ldr	r2, [sp, #16]
 128              	.LBE52:
 129              		.loc 1 896 3 view .LVU32
 897:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 130              		.loc 1 897 3 view .LVU33
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 19


 131              	.LBB53:
 132              		.loc 1 897 3 view .LVU34
 133              		.loc 1 897 3 view .LVU35
 134 008c D3F8E020 		ldr	r2, [r3, #224]
 135 0090 42F00102 		orr	r2, r2, #1
 136 0094 C3F8E020 		str	r2, [r3, #224]
 137              		.loc 1 897 3 view .LVU36
 138 0098 D3F8E020 		ldr	r2, [r3, #224]
 139 009c 02F00102 		and	r2, r2, #1
 140 00a0 0592     		str	r2, [sp, #20]
 141              		.loc 1 897 3 view .LVU37
 142 00a2 059A     		ldr	r2, [sp, #20]
 143              	.LBE53:
 144              		.loc 1 897 3 view .LVU38
 898:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 145              		.loc 1 898 3 view .LVU39
 146              	.LBB54:
 147              		.loc 1 898 3 view .LVU40
 148              		.loc 1 898 3 view .LVU41
 149 00a4 D3F8E020 		ldr	r2, [r3, #224]
 150 00a8 42F00202 		orr	r2, r2, #2
 151 00ac C3F8E020 		str	r2, [r3, #224]
 152              		.loc 1 898 3 view .LVU42
 153 00b0 D3F8E020 		ldr	r2, [r3, #224]
 154 00b4 02F00202 		and	r2, r2, #2
 155 00b8 0692     		str	r2, [sp, #24]
 156              		.loc 1 898 3 view .LVU43
 157 00ba 069A     		ldr	r2, [sp, #24]
 158              	.LBE54:
 159              		.loc 1 898 3 view .LVU44
 899:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 160              		.loc 1 899 3 view .LVU45
 161              	.LBB55:
 162              		.loc 1 899 3 view .LVU46
 163              		.loc 1 899 3 view .LVU47
 164 00bc D3F8E020 		ldr	r2, [r3, #224]
 165 00c0 42F00802 		orr	r2, r2, #8
 166 00c4 C3F8E020 		str	r2, [r3, #224]
 167              		.loc 1 899 3 view .LVU48
 168 00c8 D3F8E020 		ldr	r2, [r3, #224]
 169 00cc 02F00802 		and	r2, r2, #8
 170 00d0 0792     		str	r2, [sp, #28]
 171              		.loc 1 899 3 view .LVU49
 172 00d2 079A     		ldr	r2, [sp, #28]
 173              	.LBE55:
 174              		.loc 1 899 3 view .LVU50
 900:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 175              		.loc 1 900 3 view .LVU51
 176              	.LBB56:
 177              		.loc 1 900 3 view .LVU52
 178              		.loc 1 900 3 view .LVU53
 179 00d4 D3F8E020 		ldr	r2, [r3, #224]
 180 00d8 42F04002 		orr	r2, r2, #64
 181 00dc C3F8E020 		str	r2, [r3, #224]
 182              		.loc 1 900 3 view .LVU54
 183 00e0 D3F8E030 		ldr	r3, [r3, #224]
 184 00e4 03F04003 		and	r3, r3, #64
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 20


 185 00e8 0893     		str	r3, [sp, #32]
 186              		.loc 1 900 3 view .LVU55
 187 00ea 089B     		ldr	r3, [sp, #32]
 188              	.LBE56:
 189              		.loc 1 900 3 view .LVU56
 901:Core/Src/main.c **** 
 902:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 903:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 190              		.loc 1 903 3 view .LVU57
 191 00ec DFF81CB1 		ldr	fp, .L3+20
 192 00f0 2246     		mov	r2, r4
 193 00f2 7421     		movs	r1, #116
 194 00f4 5846     		mov	r0, fp
 195 00f6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 196              	.LVL0:
 904:Core/Src/main.c **** 
 905:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 906:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0
 197              		.loc 1 906 3 view .LVU58
 198 00fa DFF814A1 		ldr	r10, .L3+24
 199 00fe 2246     		mov	r2, r4
 200 0100 40F2F771 		movw	r1, #2039
 201 0104 5046     		mov	r0, r10
 202 0106 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL1:
 907:Core/Src/main.c ****                           |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 908:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 909:Core/Src/main.c **** 
 910:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 911:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, GPIO_PIN_RESET);
 204              		.loc 1 911 3 view .LVU59
 205 010a DFF80891 		ldr	r9, .L3+28
 206 010e 2246     		mov	r2, r4
 207 0110 4FF48061 		mov	r1, #1024
 208 0114 4846     		mov	r0, r9
 209 0116 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL2:
 912:Core/Src/main.c **** 
 913:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 914:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 211              		.loc 1 914 3 view .LVU60
 212 011a DFF8FC80 		ldr	r8, .L3+32
 213 011e 2246     		mov	r2, r4
 214 0120 0121     		movs	r1, #1
 215 0122 4046     		mov	r0, r8
 216 0124 FFF7FEFF 		bl	HAL_GPIO_WritePin
 217              	.LVL3:
 915:Core/Src/main.c **** 
 916:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 917:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOH, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 218              		.loc 1 917 3 view .LVU61
 219 0128 344F     		ldr	r7, .L3+4
 220 012a 2246     		mov	r2, r4
 221 012c 4AF21C71 		movw	r1, #42780
 222 0130 3846     		mov	r0, r7
 223 0132 FFF7FEFF 		bl	HAL_GPIO_WritePin
 224              	.LVL4:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 21


 918:Core/Src/main.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 919:Core/Src/main.c **** 
 920:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 921:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 225              		.loc 1 921 3 view .LVU62
 226 0136 324E     		ldr	r6, .L3+8
 227 0138 2246     		mov	r2, r4
 228 013a C221     		movs	r1, #194
 229 013c 3046     		mov	r0, r6
 230 013e FFF7FEFF 		bl	HAL_GPIO_WritePin
 231              	.LVL5:
 922:Core/Src/main.c **** 
 923:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 924:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11
 232              		.loc 1 924 3 view .LVU63
 233 0142 2246     		mov	r2, r4
 234 0144 4FF4E651 		mov	r1, #7360
 235 0148 2E48     		ldr	r0, .L3+12
 236 014a FFF7FEFF 		bl	HAL_GPIO_WritePin
 237              	.LVL6:
 925:Core/Src/main.c ****                           |GPIO_PIN_12, GPIO_PIN_RESET);
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 928:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 238              		.loc 1 928 3 view .LVU64
 239 014e 2246     		mov	r2, r4
 240 0150 4021     		movs	r1, #64
 241 0152 2D48     		ldr	r0, .L3+16
 242 0154 FFF7FEFF 		bl	HAL_GPIO_WritePin
 243              	.LVL7:
 929:Core/Src/main.c **** 
 930:Core/Src/main.c ****   /*Configure GPIO pins : PE2 PE4 PE5 PE6 */
 931:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 244              		.loc 1 931 3 view .LVU65
 245              		.loc 1 931 23 is_stmt 0 view .LVU66
 246 0158 7423     		movs	r3, #116
 247 015a 0993     		str	r3, [sp, #36]
 932:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 248              		.loc 1 932 3 is_stmt 1 view .LVU67
 249              		.loc 1 932 24 is_stmt 0 view .LVU68
 250 015c 0125     		movs	r5, #1
 251 015e 0A95     		str	r5, [sp, #40]
 933:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 933 3 is_stmt 1 view .LVU69
 253              		.loc 1 933 24 is_stmt 0 view .LVU70
 254 0160 0B94     		str	r4, [sp, #44]
 934:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 934 3 is_stmt 1 view .LVU71
 256              		.loc 1 934 25 is_stmt 0 view .LVU72
 257 0162 0C94     		str	r4, [sp, #48]
 935:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 258              		.loc 1 935 3 is_stmt 1 view .LVU73
 259 0164 09A9     		add	r1, sp, #36
 260 0166 5846     		mov	r0, fp
 261 0168 FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL8:
 936:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 22


 937:Core/Src/main.c ****   /*Configure GPIO pins : PI8 PI9 PI10 PI0
 938:Core/Src/main.c ****                            PI1 PI2 PI4 PI5
 939:Core/Src/main.c ****                            PI6 PI7 */
 940:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0
 263              		.loc 1 940 3 view .LVU74
 264              		.loc 1 940 23 is_stmt 0 view .LVU75
 265 016c 40F2F773 		movw	r3, #2039
 266 0170 0993     		str	r3, [sp, #36]
 941:Core/Src/main.c ****                           |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 942:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7;
 943:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 267              		.loc 1 943 3 is_stmt 1 view .LVU76
 268              		.loc 1 943 24 is_stmt 0 view .LVU77
 269 0172 0A95     		str	r5, [sp, #40]
 944:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 944 3 is_stmt 1 view .LVU78
 271              		.loc 1 944 24 is_stmt 0 view .LVU79
 272 0174 0B94     		str	r4, [sp, #44]
 945:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 945 3 is_stmt 1 view .LVU80
 274              		.loc 1 945 25 is_stmt 0 view .LVU81
 275 0176 0C94     		str	r4, [sp, #48]
 946:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 276              		.loc 1 946 3 is_stmt 1 view .LVU82
 277 0178 09A9     		add	r1, sp, #36
 278 017a 5046     		mov	r0, r10
 279 017c FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL9:
 947:Core/Src/main.c **** 
 948:Core/Src/main.c ****   /*Configure GPIO pin : PF10 */
 949:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10;
 281              		.loc 1 949 3 view .LVU83
 282              		.loc 1 949 23 is_stmt 0 view .LVU84
 283 0180 4FF48063 		mov	r3, #1024
 284 0184 0993     		str	r3, [sp, #36]
 950:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 285              		.loc 1 950 3 is_stmt 1 view .LVU85
 286              		.loc 1 950 24 is_stmt 0 view .LVU86
 287 0186 0A95     		str	r5, [sp, #40]
 951:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 951 3 is_stmt 1 view .LVU87
 289              		.loc 1 951 24 is_stmt 0 view .LVU88
 290 0188 0B94     		str	r4, [sp, #44]
 952:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 291              		.loc 1 952 3 is_stmt 1 view .LVU89
 292              		.loc 1 952 25 is_stmt 0 view .LVU90
 293 018a 0C94     		str	r4, [sp, #48]
 953:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 294              		.loc 1 953 3 is_stmt 1 view .LVU91
 295 018c 09A9     		add	r1, sp, #36
 296 018e 4846     		mov	r0, r9
 297 0190 FFF7FEFF 		bl	HAL_GPIO_Init
 298              	.LVL10:
 954:Core/Src/main.c **** 
 955:Core/Src/main.c ****   /*Configure GPIO pin : PC0 */
 956:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 299              		.loc 1 956 3 view .LVU92
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 23


 300              		.loc 1 956 23 is_stmt 0 view .LVU93
 301 0194 0995     		str	r5, [sp, #36]
 957:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 302              		.loc 1 957 3 is_stmt 1 view .LVU94
 303              		.loc 1 957 24 is_stmt 0 view .LVU95
 304 0196 0A95     		str	r5, [sp, #40]
 958:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 305              		.loc 1 958 3 is_stmt 1 view .LVU96
 306              		.loc 1 958 24 is_stmt 0 view .LVU97
 307 0198 0B94     		str	r4, [sp, #44]
 959:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 308              		.loc 1 959 3 is_stmt 1 view .LVU98
 309              		.loc 1 959 25 is_stmt 0 view .LVU99
 310 019a 0C94     		str	r4, [sp, #48]
 960:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 311              		.loc 1 960 3 is_stmt 1 view .LVU100
 312 019c 09A9     		add	r1, sp, #36
 313 019e 4046     		mov	r0, r8
 314 01a0 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL11:
 961:Core/Src/main.c **** 
 962:Core/Src/main.c ****   /*Configure GPIO pins : PH2 PH3 PH4 PH8
 963:Core/Src/main.c ****                            PH9 PH10 PH13 PH15 */
 964:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8
 316              		.loc 1 964 3 view .LVU101
 317              		.loc 1 964 23 is_stmt 0 view .LVU102
 318 01a4 4AF21C73 		movw	r3, #42780
 319 01a8 0993     		str	r3, [sp, #36]
 965:Core/Src/main.c ****                           |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_15;
 966:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 320              		.loc 1 966 3 is_stmt 1 view .LVU103
 321              		.loc 1 966 24 is_stmt 0 view .LVU104
 322 01aa 0A95     		str	r5, [sp, #40]
 967:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 323              		.loc 1 967 3 is_stmt 1 view .LVU105
 324              		.loc 1 967 24 is_stmt 0 view .LVU106
 325 01ac 0B94     		str	r4, [sp, #44]
 968:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 326              		.loc 1 968 3 is_stmt 1 view .LVU107
 327              		.loc 1 968 25 is_stmt 0 view .LVU108
 328 01ae 0C94     		str	r4, [sp, #48]
 969:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 329              		.loc 1 969 3 is_stmt 1 view .LVU109
 330 01b0 09A9     		add	r1, sp, #36
 331 01b2 3846     		mov	r0, r7
 332 01b4 FFF7FEFF 		bl	HAL_GPIO_Init
 333              	.LVL12:
 970:Core/Src/main.c **** 
 971:Core/Src/main.c ****   /*Configure GPIO pins : PB1 PB6 PB7 */
 972:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 334              		.loc 1 972 3 view .LVU110
 335              		.loc 1 972 23 is_stmt 0 view .LVU111
 336 01b8 C223     		movs	r3, #194
 337 01ba 0993     		str	r3, [sp, #36]
 973:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 338              		.loc 1 973 3 is_stmt 1 view .LVU112
 339              		.loc 1 973 24 is_stmt 0 view .LVU113
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 24


 340 01bc 0A95     		str	r5, [sp, #40]
 974:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 341              		.loc 1 974 3 is_stmt 1 view .LVU114
 342              		.loc 1 974 24 is_stmt 0 view .LVU115
 343 01be 0B94     		str	r4, [sp, #44]
 975:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 344              		.loc 1 975 3 is_stmt 1 view .LVU116
 345              		.loc 1 975 25 is_stmt 0 view .LVU117
 346 01c0 0C94     		str	r4, [sp, #48]
 976:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 347              		.loc 1 976 3 is_stmt 1 view .LVU118
 348 01c2 09A9     		add	r1, sp, #36
 349 01c4 3046     		mov	r0, r6
 350 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 351              	.LVL13:
 977:Core/Src/main.c **** 
 978:Core/Src/main.c ****   /*Configure GPIO pins : PG6 PG7 PG10 PG11
 979:Core/Src/main.c ****                            PG12 */
 980:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11
 352              		.loc 1 980 3 view .LVU119
 353              		.loc 1 980 23 is_stmt 0 view .LVU120
 354 01ca 4FF4E653 		mov	r3, #7360
 355 01ce 0993     		str	r3, [sp, #36]
 981:Core/Src/main.c ****                           |GPIO_PIN_12;
 982:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 356              		.loc 1 982 3 is_stmt 1 view .LVU121
 357              		.loc 1 982 24 is_stmt 0 view .LVU122
 358 01d0 0A95     		str	r5, [sp, #40]
 983:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 359              		.loc 1 983 3 is_stmt 1 view .LVU123
 360              		.loc 1 983 24 is_stmt 0 view .LVU124
 361 01d2 0B94     		str	r4, [sp, #44]
 984:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 362              		.loc 1 984 3 is_stmt 1 view .LVU125
 363              		.loc 1 984 25 is_stmt 0 view .LVU126
 364 01d4 0C94     		str	r4, [sp, #48]
 985:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 365              		.loc 1 985 3 is_stmt 1 view .LVU127
 366 01d6 09A9     		add	r1, sp, #36
 367 01d8 0A48     		ldr	r0, .L3+12
 368 01da FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL14:
 986:Core/Src/main.c **** 
 987:Core/Src/main.c ****   /*Configure GPIO pin : PD6 */
 988:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 370              		.loc 1 988 3 view .LVU128
 371              		.loc 1 988 23 is_stmt 0 view .LVU129
 372 01de 4023     		movs	r3, #64
 373 01e0 0993     		str	r3, [sp, #36]
 989:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 374              		.loc 1 989 3 is_stmt 1 view .LVU130
 375              		.loc 1 989 24 is_stmt 0 view .LVU131
 376 01e2 0A95     		str	r5, [sp, #40]
 990:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 990 3 is_stmt 1 view .LVU132
 378              		.loc 1 990 24 is_stmt 0 view .LVU133
 379 01e4 0B94     		str	r4, [sp, #44]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 25


 991:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380              		.loc 1 991 3 is_stmt 1 view .LVU134
 381              		.loc 1 991 25 is_stmt 0 view .LVU135
 382 01e6 0C94     		str	r4, [sp, #48]
 992:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 383              		.loc 1 992 3 is_stmt 1 view .LVU136
 384 01e8 09A9     		add	r1, sp, #36
 385 01ea 0748     		ldr	r0, .L3+16
 386 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 387              	.LVL15:
 993:Core/Src/main.c **** 
 994:Core/Src/main.c **** }
 388              		.loc 1 994 1 is_stmt 0 view .LVU137
 389 01f0 0FB0     		add	sp, sp, #60
 390              	.LCFI2:
 391              		.cfi_def_cfa_offset 36
 392              		@ sp needed
 393 01f2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 394              	.L4:
 395 01f6 00BF     		.align	2
 396              	.L3:
 397 01f8 00440258 		.word	1476543488
 398 01fc 001C0258 		.word	1476533248
 399 0200 00040258 		.word	1476527104
 400 0204 00180258 		.word	1476532224
 401 0208 000C0258 		.word	1476529152
 402 020c 00100258 		.word	1476530176
 403 0210 00200258 		.word	1476534272
 404 0214 00140258 		.word	1476531200
 405 0218 00080258 		.word	1476528128
 406              		.cfi_endproc
 407              	.LFE348:
 409              		.section	.text.Error_Handler,"ax",%progbits
 410              		.align	1
 411              		.global	Error_Handler
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	Error_Handler:
 417              	.LFB349:
 995:Core/Src/main.c **** 
 996:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 997:Core/Src/main.c **** 
 998:Core/Src/main.c **** /* USER CODE END 4 */
 999:Core/Src/main.c **** 
1000:Core/Src/main.c **** /**
1001:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1002:Core/Src/main.c ****   * @retval None
1003:Core/Src/main.c ****   */
1004:Core/Src/main.c **** void Error_Handler(void)
1005:Core/Src/main.c **** {
 418              		.loc 1 1005 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ Volatile: function does not return.
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		@ link register save eliminated.
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 26


1006:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1007:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1008:Core/Src/main.c ****   __disable_irq();
 424              		.loc 1 1008 3 view .LVU139
 425              	.LBB57:
 426              	.LBI57:
 427              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 27


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 28


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 29


 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 428              		.loc 2 207 27 view .LVU140
 429              	.LBB58:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 430              		.loc 2 209 3 view .LVU141
 431              		.syntax unified
 432              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 433 0000 72B6     		cpsid i
 434              	@ 0 "" 2
 435              		.thumb
 436              		.syntax unified
 437              	.L6:
 438              	.LBE58:
 439              	.LBE57:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 30


1009:Core/Src/main.c ****   while (1)
 440              		.loc 1 1009 3 discriminator 1 view .LVU142
1010:Core/Src/main.c ****   {
1011:Core/Src/main.c ****   }
 441              		.loc 1 1011 3 discriminator 1 view .LVU143
1009:Core/Src/main.c ****   while (1)
 442              		.loc 1 1009 9 discriminator 1 view .LVU144
 443 0002 FEE7     		b	.L6
 444              		.cfi_endproc
 445              	.LFE349:
 447              		.section	.text.MX_TIM17_Init,"ax",%progbits
 448              		.align	1
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	MX_TIM17_Init:
 454              	.LFB346:
 778:Core/Src/main.c **** 
 455              		.loc 1 778 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 72
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459 0000 10B5     		push	{r4, lr}
 460              	.LCFI3:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
 464 0002 92B0     		sub	sp, sp, #72
 465              	.LCFI4:
 466              		.cfi_def_cfa_offset 80
 784:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 467              		.loc 1 784 3 view .LVU146
 784:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 468              		.loc 1 784 22 is_stmt 0 view .LVU147
 469 0004 0024     		movs	r4, #0
 470 0006 0B94     		str	r4, [sp, #44]
 471 0008 0C94     		str	r4, [sp, #48]
 472 000a 0D94     		str	r4, [sp, #52]
 473 000c 0E94     		str	r4, [sp, #56]
 474 000e 0F94     		str	r4, [sp, #60]
 475 0010 1094     		str	r4, [sp, #64]
 476 0012 1194     		str	r4, [sp, #68]
 785:Core/Src/main.c **** 
 477              		.loc 1 785 3 is_stmt 1 view .LVU148
 785:Core/Src/main.c **** 
 478              		.loc 1 785 34 is_stmt 0 view .LVU149
 479 0014 2C22     		movs	r2, #44
 480 0016 2146     		mov	r1, r4
 481 0018 6846     		mov	r0, sp
 482 001a FFF7FEFF 		bl	memset
 483              	.LVL16:
 790:Core/Src/main.c ****   htim17.Init.Prescaler = 239;
 484              		.loc 1 790 3 is_stmt 1 view .LVU150
 790:Core/Src/main.c ****   htim17.Init.Prescaler = 239;
 485              		.loc 1 790 19 is_stmt 0 view .LVU151
 486 001e 1D48     		ldr	r0, .L17
 487 0020 1D4B     		ldr	r3, .L17+4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 31


 488 0022 0360     		str	r3, [r0]
 791:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 489              		.loc 1 791 3 is_stmt 1 view .LVU152
 791:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 490              		.loc 1 791 25 is_stmt 0 view .LVU153
 491 0024 EF23     		movs	r3, #239
 492 0026 4360     		str	r3, [r0, #4]
 792:Core/Src/main.c ****   htim17.Init.Period = 999;
 493              		.loc 1 792 3 is_stmt 1 view .LVU154
 792:Core/Src/main.c ****   htim17.Init.Period = 999;
 494              		.loc 1 792 27 is_stmt 0 view .LVU155
 495 0028 8460     		str	r4, [r0, #8]
 793:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 496              		.loc 1 793 3 is_stmt 1 view .LVU156
 793:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 497              		.loc 1 793 22 is_stmt 0 view .LVU157
 498 002a 40F2E733 		movw	r3, #999
 499 002e C360     		str	r3, [r0, #12]
 794:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 500              		.loc 1 794 3 is_stmt 1 view .LVU158
 794:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 501              		.loc 1 794 29 is_stmt 0 view .LVU159
 502 0030 0461     		str	r4, [r0, #16]
 795:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 503              		.loc 1 795 3 is_stmt 1 view .LVU160
 795:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 504              		.loc 1 795 33 is_stmt 0 view .LVU161
 505 0032 4461     		str	r4, [r0, #20]
 796:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 506              		.loc 1 796 3 is_stmt 1 view .LVU162
 796:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 507              		.loc 1 796 33 is_stmt 0 view .LVU163
 508 0034 8461     		str	r4, [r0, #24]
 797:Core/Src/main.c ****   {
 509              		.loc 1 797 3 is_stmt 1 view .LVU164
 797:Core/Src/main.c ****   {
 510              		.loc 1 797 7 is_stmt 0 view .LVU165
 511 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 512              	.LVL17:
 797:Core/Src/main.c ****   {
 513              		.loc 1 797 6 view .LVU166
 514 003a 10BB     		cbnz	r0, .L13
 801:Core/Src/main.c ****   {
 515              		.loc 1 801 3 is_stmt 1 view .LVU167
 801:Core/Src/main.c ****   {
 516              		.loc 1 801 7 is_stmt 0 view .LVU168
 517 003c 1548     		ldr	r0, .L17
 518 003e FFF7FEFF 		bl	HAL_TIM_OC_Init
 519              	.LVL18:
 801:Core/Src/main.c ****   {
 520              		.loc 1 801 6 view .LVU169
 521 0042 00BB     		cbnz	r0, .L14
 805:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 522              		.loc 1 805 3 is_stmt 1 view .LVU170
 805:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 523              		.loc 1 805 20 is_stmt 0 view .LVU171
 524 0044 0022     		movs	r2, #0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 32


 525 0046 0B92     		str	r2, [sp, #44]
 806:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 526              		.loc 1 806 3 is_stmt 1 view .LVU172
 806:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 527              		.loc 1 806 19 is_stmt 0 view .LVU173
 528 0048 0C92     		str	r2, [sp, #48]
 807:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 529              		.loc 1 807 3 is_stmt 1 view .LVU174
 807:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 530              		.loc 1 807 24 is_stmt 0 view .LVU175
 531 004a 0D92     		str	r2, [sp, #52]
 808:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 532              		.loc 1 808 3 is_stmt 1 view .LVU176
 808:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 533              		.loc 1 808 25 is_stmt 0 view .LVU177
 534 004c 0E92     		str	r2, [sp, #56]
 809:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 535              		.loc 1 809 3 is_stmt 1 view .LVU178
 809:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 536              		.loc 1 809 24 is_stmt 0 view .LVU179
 537 004e 0F92     		str	r2, [sp, #60]
 810:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 538              		.loc 1 810 3 is_stmt 1 view .LVU180
 810:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 539              		.loc 1 810 25 is_stmt 0 view .LVU181
 540 0050 1092     		str	r2, [sp, #64]
 811:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 541              		.loc 1 811 3 is_stmt 1 view .LVU182
 811:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 542              		.loc 1 811 26 is_stmt 0 view .LVU183
 543 0052 1192     		str	r2, [sp, #68]
 812:Core/Src/main.c ****   {
 544              		.loc 1 812 3 is_stmt 1 view .LVU184
 812:Core/Src/main.c ****   {
 545              		.loc 1 812 7 is_stmt 0 view .LVU185
 546 0054 0BA9     		add	r1, sp, #44
 547 0056 0F48     		ldr	r0, .L17
 548 0058 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 549              	.LVL19:
 812:Core/Src/main.c ****   {
 550              		.loc 1 812 6 view .LVU186
 551 005c A8B9     		cbnz	r0, .L15
 816:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 552              		.loc 1 816 3 is_stmt 1 view .LVU187
 816:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 553              		.loc 1 816 40 is_stmt 0 view .LVU188
 554 005e 0023     		movs	r3, #0
 555 0060 0093     		str	r3, [sp]
 817:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 556              		.loc 1 817 3 is_stmt 1 view .LVU189
 817:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 557              		.loc 1 817 41 is_stmt 0 view .LVU190
 558 0062 0193     		str	r3, [sp, #4]
 818:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 559              		.loc 1 818 3 is_stmt 1 view .LVU191
 818:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 560              		.loc 1 818 34 is_stmt 0 view .LVU192
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 33


 561 0064 0293     		str	r3, [sp, #8]
 819:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 562              		.loc 1 819 3 is_stmt 1 view .LVU193
 819:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 563              		.loc 1 819 33 is_stmt 0 view .LVU194
 564 0066 0393     		str	r3, [sp, #12]
 820:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 565              		.loc 1 820 3 is_stmt 1 view .LVU195
 820:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 566              		.loc 1 820 35 is_stmt 0 view .LVU196
 567 0068 0493     		str	r3, [sp, #16]
 821:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 568              		.loc 1 821 3 is_stmt 1 view .LVU197
 821:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 569              		.loc 1 821 38 is_stmt 0 view .LVU198
 570 006a 4FF40052 		mov	r2, #8192
 571 006e 0592     		str	r2, [sp, #20]
 822:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 572              		.loc 1 822 3 is_stmt 1 view .LVU199
 822:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 573              		.loc 1 822 36 is_stmt 0 view .LVU200
 574 0070 0693     		str	r3, [sp, #24]
 823:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 575              		.loc 1 823 3 is_stmt 1 view .LVU201
 823:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 576              		.loc 1 823 40 is_stmt 0 view .LVU202
 577 0072 0A93     		str	r3, [sp, #40]
 824:Core/Src/main.c ****   {
 578              		.loc 1 824 3 is_stmt 1 view .LVU203
 824:Core/Src/main.c ****   {
 579              		.loc 1 824 7 is_stmt 0 view .LVU204
 580 0074 6946     		mov	r1, sp
 581 0076 0748     		ldr	r0, .L17
 582 0078 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 583              	.LVL20:
 824:Core/Src/main.c ****   {
 584              		.loc 1 824 6 view .LVU205
 585 007c 38B9     		cbnz	r0, .L16
 832:Core/Src/main.c **** 
 586              		.loc 1 832 1 view .LVU206
 587 007e 12B0     		add	sp, sp, #72
 588              	.LCFI5:
 589              		.cfi_remember_state
 590              		.cfi_def_cfa_offset 8
 591              		@ sp needed
 592 0080 10BD     		pop	{r4, pc}
 593              	.L13:
 594              	.LCFI6:
 595              		.cfi_restore_state
 799:Core/Src/main.c ****   }
 596              		.loc 1 799 5 is_stmt 1 view .LVU207
 597 0082 FFF7FEFF 		bl	Error_Handler
 598              	.LVL21:
 599              	.L14:
 803:Core/Src/main.c ****   }
 600              		.loc 1 803 5 view .LVU208
 601 0086 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 34


 602              	.LVL22:
 603              	.L15:
 814:Core/Src/main.c ****   }
 604              		.loc 1 814 5 view .LVU209
 605 008a FFF7FEFF 		bl	Error_Handler
 606              	.LVL23:
 607              	.L16:
 826:Core/Src/main.c ****   }
 608              		.loc 1 826 5 view .LVU210
 609 008e FFF7FEFF 		bl	Error_Handler
 610              	.LVL24:
 611              	.L18:
 612 0092 00BF     		.align	2
 613              	.L17:
 614 0094 00000000 		.word	.LANCHOR0
 615 0098 00480140 		.word	1073825792
 616              		.cfi_endproc
 617              	.LFE346:
 619              		.section	.text.MX_TIM16_Init,"ax",%progbits
 620              		.align	1
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	MX_TIM16_Init:
 626              	.LFB345:
 716:Core/Src/main.c **** 
 627              		.loc 1 716 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 72
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631 0000 10B5     		push	{r4, lr}
 632              	.LCFI7:
 633              		.cfi_def_cfa_offset 8
 634              		.cfi_offset 4, -8
 635              		.cfi_offset 14, -4
 636 0002 92B0     		sub	sp, sp, #72
 637              	.LCFI8:
 638              		.cfi_def_cfa_offset 80
 722:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 639              		.loc 1 722 3 view .LVU212
 722:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 640              		.loc 1 722 22 is_stmt 0 view .LVU213
 641 0004 0024     		movs	r4, #0
 642 0006 0B94     		str	r4, [sp, #44]
 643 0008 0C94     		str	r4, [sp, #48]
 644 000a 0D94     		str	r4, [sp, #52]
 645 000c 0E94     		str	r4, [sp, #56]
 646 000e 0F94     		str	r4, [sp, #60]
 647 0010 1094     		str	r4, [sp, #64]
 648 0012 1194     		str	r4, [sp, #68]
 723:Core/Src/main.c **** 
 649              		.loc 1 723 3 is_stmt 1 view .LVU214
 723:Core/Src/main.c **** 
 650              		.loc 1 723 34 is_stmt 0 view .LVU215
 651 0014 2C22     		movs	r2, #44
 652 0016 2146     		mov	r1, r4
 653 0018 6846     		mov	r0, sp
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 35


 654 001a FFF7FEFF 		bl	memset
 655              	.LVL25:
 728:Core/Src/main.c ****   htim16.Init.Prescaler = 23;
 656              		.loc 1 728 3 is_stmt 1 view .LVU216
 728:Core/Src/main.c ****   htim16.Init.Prescaler = 23;
 657              		.loc 1 728 19 is_stmt 0 view .LVU217
 658 001e 1C48     		ldr	r0, .L29
 659 0020 1C4B     		ldr	r3, .L29+4
 660 0022 0360     		str	r3, [r0]
 729:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 661              		.loc 1 729 3 is_stmt 1 view .LVU218
 729:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 662              		.loc 1 729 25 is_stmt 0 view .LVU219
 663 0024 1723     		movs	r3, #23
 664 0026 4360     		str	r3, [r0, #4]
 730:Core/Src/main.c ****   htim16.Init.Period = 9;
 665              		.loc 1 730 3 is_stmt 1 view .LVU220
 730:Core/Src/main.c ****   htim16.Init.Period = 9;
 666              		.loc 1 730 27 is_stmt 0 view .LVU221
 667 0028 8460     		str	r4, [r0, #8]
 731:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 668              		.loc 1 731 3 is_stmt 1 view .LVU222
 731:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 669              		.loc 1 731 22 is_stmt 0 view .LVU223
 670 002a 0923     		movs	r3, #9
 671 002c C360     		str	r3, [r0, #12]
 732:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 672              		.loc 1 732 3 is_stmt 1 view .LVU224
 732:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 673              		.loc 1 732 29 is_stmt 0 view .LVU225
 674 002e 0461     		str	r4, [r0, #16]
 733:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 675              		.loc 1 733 3 is_stmt 1 view .LVU226
 733:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 676              		.loc 1 733 33 is_stmt 0 view .LVU227
 677 0030 4461     		str	r4, [r0, #20]
 734:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 678              		.loc 1 734 3 is_stmt 1 view .LVU228
 734:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 679              		.loc 1 734 33 is_stmt 0 view .LVU229
 680 0032 8461     		str	r4, [r0, #24]
 735:Core/Src/main.c ****   {
 681              		.loc 1 735 3 is_stmt 1 view .LVU230
 735:Core/Src/main.c ****   {
 682              		.loc 1 735 7 is_stmt 0 view .LVU231
 683 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 684              	.LVL26:
 735:Core/Src/main.c ****   {
 685              		.loc 1 735 6 view .LVU232
 686 0038 10BB     		cbnz	r0, .L25
 739:Core/Src/main.c ****   {
 687              		.loc 1 739 3 is_stmt 1 view .LVU233
 739:Core/Src/main.c ****   {
 688              		.loc 1 739 7 is_stmt 0 view .LVU234
 689 003a 1548     		ldr	r0, .L29
 690 003c FFF7FEFF 		bl	HAL_TIM_OC_Init
 691              	.LVL27:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 36


 739:Core/Src/main.c ****   {
 692              		.loc 1 739 6 view .LVU235
 693 0040 00BB     		cbnz	r0, .L26
 743:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 694              		.loc 1 743 3 is_stmt 1 view .LVU236
 743:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 695              		.loc 1 743 20 is_stmt 0 view .LVU237
 696 0042 0022     		movs	r2, #0
 697 0044 0B92     		str	r2, [sp, #44]
 744:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 698              		.loc 1 744 3 is_stmt 1 view .LVU238
 744:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 699              		.loc 1 744 19 is_stmt 0 view .LVU239
 700 0046 0C92     		str	r2, [sp, #48]
 745:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 701              		.loc 1 745 3 is_stmt 1 view .LVU240
 745:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 702              		.loc 1 745 24 is_stmt 0 view .LVU241
 703 0048 0D92     		str	r2, [sp, #52]
 746:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 704              		.loc 1 746 3 is_stmt 1 view .LVU242
 746:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 705              		.loc 1 746 25 is_stmt 0 view .LVU243
 706 004a 0E92     		str	r2, [sp, #56]
 747:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 707              		.loc 1 747 3 is_stmt 1 view .LVU244
 747:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 708              		.loc 1 747 24 is_stmt 0 view .LVU245
 709 004c 0F92     		str	r2, [sp, #60]
 748:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 710              		.loc 1 748 3 is_stmt 1 view .LVU246
 748:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 711              		.loc 1 748 25 is_stmt 0 view .LVU247
 712 004e 1092     		str	r2, [sp, #64]
 749:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 713              		.loc 1 749 3 is_stmt 1 view .LVU248
 749:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 714              		.loc 1 749 26 is_stmt 0 view .LVU249
 715 0050 1192     		str	r2, [sp, #68]
 750:Core/Src/main.c ****   {
 716              		.loc 1 750 3 is_stmt 1 view .LVU250
 750:Core/Src/main.c ****   {
 717              		.loc 1 750 7 is_stmt 0 view .LVU251
 718 0052 0BA9     		add	r1, sp, #44
 719 0054 0E48     		ldr	r0, .L29
 720 0056 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 721              	.LVL28:
 750:Core/Src/main.c ****   {
 722              		.loc 1 750 6 view .LVU252
 723 005a A8B9     		cbnz	r0, .L27
 754:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 724              		.loc 1 754 3 is_stmt 1 view .LVU253
 754:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 725              		.loc 1 754 40 is_stmt 0 view .LVU254
 726 005c 0023     		movs	r3, #0
 727 005e 0093     		str	r3, [sp]
 755:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 37


 728              		.loc 1 755 3 is_stmt 1 view .LVU255
 755:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 729              		.loc 1 755 41 is_stmt 0 view .LVU256
 730 0060 0193     		str	r3, [sp, #4]
 756:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 731              		.loc 1 756 3 is_stmt 1 view .LVU257
 756:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 732              		.loc 1 756 34 is_stmt 0 view .LVU258
 733 0062 0293     		str	r3, [sp, #8]
 757:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 734              		.loc 1 757 3 is_stmt 1 view .LVU259
 757:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 735              		.loc 1 757 33 is_stmt 0 view .LVU260
 736 0064 0393     		str	r3, [sp, #12]
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 737              		.loc 1 758 3 is_stmt 1 view .LVU261
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 738              		.loc 1 758 35 is_stmt 0 view .LVU262
 739 0066 0493     		str	r3, [sp, #16]
 759:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 740              		.loc 1 759 3 is_stmt 1 view .LVU263
 759:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 741              		.loc 1 759 38 is_stmt 0 view .LVU264
 742 0068 4FF40052 		mov	r2, #8192
 743 006c 0592     		str	r2, [sp, #20]
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 744              		.loc 1 760 3 is_stmt 1 view .LVU265
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 745              		.loc 1 760 36 is_stmt 0 view .LVU266
 746 006e 0693     		str	r3, [sp, #24]
 761:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 747              		.loc 1 761 3 is_stmt 1 view .LVU267
 761:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 748              		.loc 1 761 40 is_stmt 0 view .LVU268
 749 0070 0A93     		str	r3, [sp, #40]
 762:Core/Src/main.c ****   {
 750              		.loc 1 762 3 is_stmt 1 view .LVU269
 762:Core/Src/main.c ****   {
 751              		.loc 1 762 7 is_stmt 0 view .LVU270
 752 0072 6946     		mov	r1, sp
 753 0074 0648     		ldr	r0, .L29
 754 0076 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 755              	.LVL29:
 762:Core/Src/main.c ****   {
 756              		.loc 1 762 6 view .LVU271
 757 007a 38B9     		cbnz	r0, .L28
 770:Core/Src/main.c **** 
 758              		.loc 1 770 1 view .LVU272
 759 007c 12B0     		add	sp, sp, #72
 760              	.LCFI9:
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 8
 763              		@ sp needed
 764 007e 10BD     		pop	{r4, pc}
 765              	.L25:
 766              	.LCFI10:
 767              		.cfi_restore_state
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 38


 737:Core/Src/main.c ****   }
 768              		.loc 1 737 5 is_stmt 1 view .LVU273
 769 0080 FFF7FEFF 		bl	Error_Handler
 770              	.LVL30:
 771              	.L26:
 741:Core/Src/main.c ****   }
 772              		.loc 1 741 5 view .LVU274
 773 0084 FFF7FEFF 		bl	Error_Handler
 774              	.LVL31:
 775              	.L27:
 752:Core/Src/main.c ****   }
 776              		.loc 1 752 5 view .LVU275
 777 0088 FFF7FEFF 		bl	Error_Handler
 778              	.LVL32:
 779              	.L28:
 764:Core/Src/main.c ****   }
 780              		.loc 1 764 5 view .LVU276
 781 008c FFF7FEFF 		bl	Error_Handler
 782              	.LVL33:
 783              	.L30:
 784              		.align	2
 785              	.L29:
 786 0090 00000000 		.word	.LANCHOR1
 787 0094 00440140 		.word	1073824768
 788              		.cfi_endproc
 789              	.LFE345:
 791              		.section	.text.MX_I2C1_Init,"ax",%progbits
 792              		.align	1
 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 797              	MX_I2C1_Init:
 798              	.LFB339:
 387:Core/Src/main.c **** 
 799              		.loc 1 387 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803 0000 08B5     		push	{r3, lr}
 804              	.LCFI11:
 805              		.cfi_def_cfa_offset 8
 806              		.cfi_offset 3, -8
 807              		.cfi_offset 14, -4
 396:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00B03FDB;
 808              		.loc 1 396 3 view .LVU278
 396:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00B03FDB;
 809              		.loc 1 396 18 is_stmt 0 view .LVU279
 810 0002 1148     		ldr	r0, .L39
 811 0004 114B     		ldr	r3, .L39+4
 812 0006 0360     		str	r3, [r0]
 397:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 813              		.loc 1 397 3 is_stmt 1 view .LVU280
 397:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 814              		.loc 1 397 21 is_stmt 0 view .LVU281
 815 0008 114B     		ldr	r3, .L39+8
 816 000a 4360     		str	r3, [r0, #4]
 398:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 39


 817              		.loc 1 398 3 is_stmt 1 view .LVU282
 398:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 818              		.loc 1 398 26 is_stmt 0 view .LVU283
 819 000c 0023     		movs	r3, #0
 820 000e 8360     		str	r3, [r0, #8]
 399:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 821              		.loc 1 399 3 is_stmt 1 view .LVU284
 399:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 822              		.loc 1 399 29 is_stmt 0 view .LVU285
 823 0010 0122     		movs	r2, #1
 824 0012 C260     		str	r2, [r0, #12]
 400:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 825              		.loc 1 400 3 is_stmt 1 view .LVU286
 400:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 826              		.loc 1 400 30 is_stmt 0 view .LVU287
 827 0014 0361     		str	r3, [r0, #16]
 401:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 828              		.loc 1 401 3 is_stmt 1 view .LVU288
 401:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 829              		.loc 1 401 26 is_stmt 0 view .LVU289
 830 0016 4361     		str	r3, [r0, #20]
 402:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 831              		.loc 1 402 3 is_stmt 1 view .LVU290
 402:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 832              		.loc 1 402 31 is_stmt 0 view .LVU291
 833 0018 8361     		str	r3, [r0, #24]
 403:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 834              		.loc 1 403 3 is_stmt 1 view .LVU292
 403:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 835              		.loc 1 403 30 is_stmt 0 view .LVU293
 836 001a C361     		str	r3, [r0, #28]
 404:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 837              		.loc 1 404 3 is_stmt 1 view .LVU294
 404:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 838              		.loc 1 404 28 is_stmt 0 view .LVU295
 839 001c 0362     		str	r3, [r0, #32]
 405:Core/Src/main.c ****   {
 840              		.loc 1 405 3 is_stmt 1 view .LVU296
 405:Core/Src/main.c ****   {
 841              		.loc 1 405 7 is_stmt 0 view .LVU297
 842 001e FFF7FEFF 		bl	HAL_I2C_Init
 843              	.LVL34:
 405:Core/Src/main.c ****   {
 844              		.loc 1 405 6 view .LVU298
 845 0022 50B9     		cbnz	r0, .L36
 411:Core/Src/main.c ****   {
 846              		.loc 1 411 3 is_stmt 1 view .LVU299
 411:Core/Src/main.c ****   {
 847              		.loc 1 411 7 is_stmt 0 view .LVU300
 848 0024 0021     		movs	r1, #0
 849 0026 0848     		ldr	r0, .L39
 850 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 851              	.LVL35:
 411:Core/Src/main.c ****   {
 852              		.loc 1 411 6 view .LVU301
 853 002c 38B9     		cbnz	r0, .L37
 417:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 40


 854              		.loc 1 417 3 is_stmt 1 view .LVU302
 417:Core/Src/main.c ****   {
 855              		.loc 1 417 7 is_stmt 0 view .LVU303
 856 002e 0021     		movs	r1, #0
 857 0030 0548     		ldr	r0, .L39
 858 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 859              	.LVL36:
 417:Core/Src/main.c ****   {
 860              		.loc 1 417 6 view .LVU304
 861 0036 20B9     		cbnz	r0, .L38
 425:Core/Src/main.c **** 
 862              		.loc 1 425 1 view .LVU305
 863 0038 08BD     		pop	{r3, pc}
 864              	.L36:
 407:Core/Src/main.c ****   }
 865              		.loc 1 407 5 is_stmt 1 view .LVU306
 866 003a FFF7FEFF 		bl	Error_Handler
 867              	.LVL37:
 868              	.L37:
 413:Core/Src/main.c ****   }
 869              		.loc 1 413 5 view .LVU307
 870 003e FFF7FEFF 		bl	Error_Handler
 871              	.LVL38:
 872              	.L38:
 419:Core/Src/main.c ****   }
 873              		.loc 1 419 5 view .LVU308
 874 0042 FFF7FEFF 		bl	Error_Handler
 875              	.LVL39:
 876              	.L40:
 877 0046 00BF     		.align	2
 878              	.L39:
 879 0048 00000000 		.word	.LANCHOR2
 880 004c 00540040 		.word	1073763328
 881 0050 DB3FB000 		.word	11550683
 882              		.cfi_endproc
 883              	.LFE339:
 885              		.section	.text.MX_I2C4_Init,"ax",%progbits
 886              		.align	1
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	MX_I2C4_Init:
 892              	.LFB340:
 433:Core/Src/main.c **** 
 893              		.loc 1 433 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897 0000 08B5     		push	{r3, lr}
 898              	.LCFI12:
 899              		.cfi_def_cfa_offset 8
 900              		.cfi_offset 3, -8
 901              		.cfi_offset 14, -4
 442:Core/Src/main.c ****   hi2c4.Init.Timing = 0x307075B1;
 902              		.loc 1 442 3 view .LVU310
 442:Core/Src/main.c ****   hi2c4.Init.Timing = 0x307075B1;
 903              		.loc 1 442 18 is_stmt 0 view .LVU311
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 41


 904 0002 1348     		ldr	r0, .L49
 905 0004 134B     		ldr	r3, .L49+4
 906 0006 0360     		str	r3, [r0]
 443:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 907              		.loc 1 443 3 is_stmt 1 view .LVU312
 443:Core/Src/main.c ****   hi2c4.Init.OwnAddress1 = 0;
 908              		.loc 1 443 21 is_stmt 0 view .LVU313
 909 0008 A3F11E53 		sub	r3, r3, #662700032
 910 000c A3F57A23 		sub	r3, r3, #1024000
 911 0010 A3F24F63 		subw	r3, r3, #1615
 912 0014 4360     		str	r3, [r0, #4]
 444:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 913              		.loc 1 444 3 is_stmt 1 view .LVU314
 444:Core/Src/main.c ****   hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 914              		.loc 1 444 26 is_stmt 0 view .LVU315
 915 0016 0023     		movs	r3, #0
 916 0018 8360     		str	r3, [r0, #8]
 445:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 917              		.loc 1 445 3 is_stmt 1 view .LVU316
 445:Core/Src/main.c ****   hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 918              		.loc 1 445 29 is_stmt 0 view .LVU317
 919 001a 0122     		movs	r2, #1
 920 001c C260     		str	r2, [r0, #12]
 446:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 921              		.loc 1 446 3 is_stmt 1 view .LVU318
 446:Core/Src/main.c ****   hi2c4.Init.OwnAddress2 = 0;
 922              		.loc 1 446 30 is_stmt 0 view .LVU319
 923 001e 0361     		str	r3, [r0, #16]
 447:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 924              		.loc 1 447 3 is_stmt 1 view .LVU320
 447:Core/Src/main.c ****   hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 925              		.loc 1 447 26 is_stmt 0 view .LVU321
 926 0020 4361     		str	r3, [r0, #20]
 448:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 927              		.loc 1 448 3 is_stmt 1 view .LVU322
 448:Core/Src/main.c ****   hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 928              		.loc 1 448 31 is_stmt 0 view .LVU323
 929 0022 8361     		str	r3, [r0, #24]
 449:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 930              		.loc 1 449 3 is_stmt 1 view .LVU324
 449:Core/Src/main.c ****   hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 931              		.loc 1 449 30 is_stmt 0 view .LVU325
 932 0024 C361     		str	r3, [r0, #28]
 450:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 933              		.loc 1 450 3 is_stmt 1 view .LVU326
 450:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 934              		.loc 1 450 28 is_stmt 0 view .LVU327
 935 0026 0362     		str	r3, [r0, #32]
 451:Core/Src/main.c ****   {
 936              		.loc 1 451 3 is_stmt 1 view .LVU328
 451:Core/Src/main.c ****   {
 937              		.loc 1 451 7 is_stmt 0 view .LVU329
 938 0028 FFF7FEFF 		bl	HAL_I2C_Init
 939              	.LVL40:
 451:Core/Src/main.c ****   {
 940              		.loc 1 451 6 view .LVU330
 941 002c 50B9     		cbnz	r0, .L46
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 42


 457:Core/Src/main.c ****   {
 942              		.loc 1 457 3 is_stmt 1 view .LVU331
 457:Core/Src/main.c ****   {
 943              		.loc 1 457 7 is_stmt 0 view .LVU332
 944 002e 0021     		movs	r1, #0
 945 0030 0748     		ldr	r0, .L49
 946 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 947              	.LVL41:
 457:Core/Src/main.c ****   {
 948              		.loc 1 457 6 view .LVU333
 949 0036 38B9     		cbnz	r0, .L47
 463:Core/Src/main.c ****   {
 950              		.loc 1 463 3 is_stmt 1 view .LVU334
 463:Core/Src/main.c ****   {
 951              		.loc 1 463 7 is_stmt 0 view .LVU335
 952 0038 0021     		movs	r1, #0
 953 003a 0548     		ldr	r0, .L49
 954 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 955              	.LVL42:
 463:Core/Src/main.c ****   {
 956              		.loc 1 463 6 view .LVU336
 957 0040 20B9     		cbnz	r0, .L48
 471:Core/Src/main.c **** 
 958              		.loc 1 471 1 view .LVU337
 959 0042 08BD     		pop	{r3, pc}
 960              	.L46:
 453:Core/Src/main.c ****   }
 961              		.loc 1 453 5 is_stmt 1 view .LVU338
 962 0044 FFF7FEFF 		bl	Error_Handler
 963              	.LVL43:
 964              	.L47:
 459:Core/Src/main.c ****   }
 965              		.loc 1 459 5 view .LVU339
 966 0048 FFF7FEFF 		bl	Error_Handler
 967              	.LVL44:
 968              	.L48:
 465:Core/Src/main.c ****   }
 969              		.loc 1 465 5 view .LVU340
 970 004c FFF7FEFF 		bl	Error_Handler
 971              	.LVL45:
 972              	.L50:
 973              		.align	2
 974              	.L49:
 975 0050 00000000 		.word	.LANCHOR3
 976 0054 001C0058 		.word	1476402176
 977              		.cfi_endproc
 978              	.LFE340:
 980              		.section	.text.MX_TIM15_Init,"ax",%progbits
 981              		.align	1
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 986              	MX_TIM15_Init:
 987              	.LFB344:
 670:Core/Src/main.c **** 
 988              		.loc 1 670 1 view -0
 989              		.cfi_startproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 43


 990              		@ args = 0, pretend = 0, frame = 32
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992 0000 00B5     		push	{lr}
 993              	.LCFI13:
 994              		.cfi_def_cfa_offset 4
 995              		.cfi_offset 14, -4
 996 0002 89B0     		sub	sp, sp, #36
 997              	.LCFI14:
 998              		.cfi_def_cfa_offset 40
 676:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 999              		.loc 1 676 3 view .LVU342
 676:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1000              		.loc 1 676 26 is_stmt 0 view .LVU343
 1001 0004 0023     		movs	r3, #0
 1002 0006 0493     		str	r3, [sp, #16]
 1003 0008 0593     		str	r3, [sp, #20]
 1004 000a 0693     		str	r3, [sp, #24]
 1005 000c 0793     		str	r3, [sp, #28]
 677:Core/Src/main.c **** 
 1006              		.loc 1 677 3 is_stmt 1 view .LVU344
 677:Core/Src/main.c **** 
 1007              		.loc 1 677 27 is_stmt 0 view .LVU345
 1008 000e 0193     		str	r3, [sp, #4]
 1009 0010 0293     		str	r3, [sp, #8]
 1010 0012 0393     		str	r3, [sp, #12]
 682:Core/Src/main.c ****   htim15.Init.Prescaler = 239;
 1011              		.loc 1 682 3 is_stmt 1 view .LVU346
 682:Core/Src/main.c ****   htim15.Init.Prescaler = 239;
 1012              		.loc 1 682 19 is_stmt 0 view .LVU347
 1013 0014 1348     		ldr	r0, .L59
 1014 0016 144A     		ldr	r2, .L59+4
 1015 0018 0260     		str	r2, [r0]
 683:Core/Src/main.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 1016              		.loc 1 683 3 is_stmt 1 view .LVU348
 683:Core/Src/main.c ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 1017              		.loc 1 683 25 is_stmt 0 view .LVU349
 1018 001a EF22     		movs	r2, #239
 1019 001c 4260     		str	r2, [r0, #4]
 684:Core/Src/main.c ****   htim15.Init.Period = 9999;
 1020              		.loc 1 684 3 is_stmt 1 view .LVU350
 684:Core/Src/main.c ****   htim15.Init.Period = 9999;
 1021              		.loc 1 684 27 is_stmt 0 view .LVU351
 1022 001e 8360     		str	r3, [r0, #8]
 685:Core/Src/main.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1023              		.loc 1 685 3 is_stmt 1 view .LVU352
 685:Core/Src/main.c ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1024              		.loc 1 685 22 is_stmt 0 view .LVU353
 1025 0020 42F20F72 		movw	r2, #9999
 1026 0024 C260     		str	r2, [r0, #12]
 686:Core/Src/main.c ****   htim15.Init.RepetitionCounter = 0;
 1027              		.loc 1 686 3 is_stmt 1 view .LVU354
 686:Core/Src/main.c ****   htim15.Init.RepetitionCounter = 0;
 1028              		.loc 1 686 29 is_stmt 0 view .LVU355
 1029 0026 0361     		str	r3, [r0, #16]
 687:Core/Src/main.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1030              		.loc 1 687 3 is_stmt 1 view .LVU356
 687:Core/Src/main.c ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 44


 1031              		.loc 1 687 33 is_stmt 0 view .LVU357
 1032 0028 4361     		str	r3, [r0, #20]
 688:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 1033              		.loc 1 688 3 is_stmt 1 view .LVU358
 688:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 1034              		.loc 1 688 33 is_stmt 0 view .LVU359
 1035 002a 8361     		str	r3, [r0, #24]
 689:Core/Src/main.c ****   {
 1036              		.loc 1 689 3 is_stmt 1 view .LVU360
 689:Core/Src/main.c ****   {
 1037              		.loc 1 689 7 is_stmt 0 view .LVU361
 1038 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1039              	.LVL46:
 689:Core/Src/main.c ****   {
 1040              		.loc 1 689 6 view .LVU362
 1041 0030 90B9     		cbnz	r0, .L56
 693:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 1042              		.loc 1 693 3 is_stmt 1 view .LVU363
 693:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 1043              		.loc 1 693 34 is_stmt 0 view .LVU364
 1044 0032 4FF48053 		mov	r3, #4096
 1045 0036 0493     		str	r3, [sp, #16]
 694:Core/Src/main.c ****   {
 1046              		.loc 1 694 3 is_stmt 1 view .LVU365
 694:Core/Src/main.c ****   {
 1047              		.loc 1 694 7 is_stmt 0 view .LVU366
 1048 0038 04A9     		add	r1, sp, #16
 1049 003a 0A48     		ldr	r0, .L59
 1050 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1051              	.LVL47:
 694:Core/Src/main.c ****   {
 1052              		.loc 1 694 6 view .LVU367
 1053 0040 60B9     		cbnz	r0, .L57
 698:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1054              		.loc 1 698 3 is_stmt 1 view .LVU368
 698:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1055              		.loc 1 698 37 is_stmt 0 view .LVU369
 1056 0042 0023     		movs	r3, #0
 1057 0044 0193     		str	r3, [sp, #4]
 699:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 1058              		.loc 1 699 3 is_stmt 1 view .LVU370
 699:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 1059              		.loc 1 699 33 is_stmt 0 view .LVU371
 1060 0046 0393     		str	r3, [sp, #12]
 700:Core/Src/main.c ****   {
 1061              		.loc 1 700 3 is_stmt 1 view .LVU372
 700:Core/Src/main.c ****   {
 1062              		.loc 1 700 7 is_stmt 0 view .LVU373
 1063 0048 01A9     		add	r1, sp, #4
 1064 004a 0648     		ldr	r0, .L59
 1065 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1066              	.LVL48:
 700:Core/Src/main.c ****   {
 1067              		.loc 1 700 6 view .LVU374
 1068 0050 30B9     		cbnz	r0, .L58
 708:Core/Src/main.c **** 
 1069              		.loc 1 708 1 view .LVU375
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 45


 1070 0052 09B0     		add	sp, sp, #36
 1071              	.LCFI15:
 1072              		.cfi_remember_state
 1073              		.cfi_def_cfa_offset 4
 1074              		@ sp needed
 1075 0054 5DF804FB 		ldr	pc, [sp], #4
 1076              	.L56:
 1077              	.LCFI16:
 1078              		.cfi_restore_state
 691:Core/Src/main.c ****   }
 1079              		.loc 1 691 5 is_stmt 1 view .LVU376
 1080 0058 FFF7FEFF 		bl	Error_Handler
 1081              	.LVL49:
 1082              	.L57:
 696:Core/Src/main.c ****   }
 1083              		.loc 1 696 5 view .LVU377
 1084 005c FFF7FEFF 		bl	Error_Handler
 1085              	.LVL50:
 1086              	.L58:
 702:Core/Src/main.c ****   }
 1087              		.loc 1 702 5 view .LVU378
 1088 0060 FFF7FEFF 		bl	Error_Handler
 1089              	.LVL51:
 1090              	.L60:
 1091              		.align	2
 1092              	.L59:
 1093 0064 00000000 		.word	.LANCHOR4
 1094 0068 00400140 		.word	1073823744
 1095              		.cfi_endproc
 1096              	.LFE344:
 1098              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1099              		.align	1
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1104              	MX_TIM1_Init:
 1105              	.LFB342:
 527:Core/Src/main.c **** 
 1106              		.loc 1 527 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 104
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110 0000 10B5     		push	{r4, lr}
 1111              	.LCFI17:
 1112              		.cfi_def_cfa_offset 8
 1113              		.cfi_offset 4, -8
 1114              		.cfi_offset 14, -4
 1115 0002 9AB0     		sub	sp, sp, #104
 1116              	.LCFI18:
 1117              		.cfi_def_cfa_offset 112
 533:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1118              		.loc 1 533 3 view .LVU380
 533:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1119              		.loc 1 533 26 is_stmt 0 view .LVU381
 1120 0004 0024     		movs	r4, #0
 1121 0006 1694     		str	r4, [sp, #88]
 1122 0008 1794     		str	r4, [sp, #92]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 46


 1123 000a 1894     		str	r4, [sp, #96]
 1124 000c 1994     		str	r4, [sp, #100]
 534:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1125              		.loc 1 534 3 is_stmt 1 view .LVU382
 534:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1126              		.loc 1 534 27 is_stmt 0 view .LVU383
 1127 000e 1394     		str	r4, [sp, #76]
 1128 0010 1494     		str	r4, [sp, #80]
 1129 0012 1594     		str	r4, [sp, #84]
 535:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1130              		.loc 1 535 3 is_stmt 1 view .LVU384
 535:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1131              		.loc 1 535 22 is_stmt 0 view .LVU385
 1132 0014 0C94     		str	r4, [sp, #48]
 1133 0016 0D94     		str	r4, [sp, #52]
 1134 0018 0E94     		str	r4, [sp, #56]
 1135 001a 0F94     		str	r4, [sp, #60]
 1136 001c 1094     		str	r4, [sp, #64]
 1137 001e 1194     		str	r4, [sp, #68]
 1138 0020 1294     		str	r4, [sp, #72]
 536:Core/Src/main.c **** 
 1139              		.loc 1 536 3 is_stmt 1 view .LVU386
 536:Core/Src/main.c **** 
 1140              		.loc 1 536 34 is_stmt 0 view .LVU387
 1141 0022 2C22     		movs	r2, #44
 1142 0024 2146     		mov	r1, r4
 1143 0026 01A8     		add	r0, sp, #4
 1144 0028 FFF7FEFF 		bl	memset
 1145              	.LVL52:
 541:Core/Src/main.c ****   htim1.Init.Prescaler = 479;
 1146              		.loc 1 541 3 is_stmt 1 view .LVU388
 541:Core/Src/main.c ****   htim1.Init.Prescaler = 479;
 1147              		.loc 1 541 18 is_stmt 0 view .LVU389
 1148 002c 3348     		ldr	r0, .L77
 1149 002e 344B     		ldr	r3, .L77+4
 1150 0030 0360     		str	r3, [r0]
 542:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1151              		.loc 1 542 3 is_stmt 1 view .LVU390
 542:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1152              		.loc 1 542 24 is_stmt 0 view .LVU391
 1153 0032 40F2DF13 		movw	r3, #479
 1154 0036 4360     		str	r3, [r0, #4]
 543:Core/Src/main.c ****   htim1.Init.Period = 10000;
 1155              		.loc 1 543 3 is_stmt 1 view .LVU392
 543:Core/Src/main.c ****   htim1.Init.Period = 10000;
 1156              		.loc 1 543 26 is_stmt 0 view .LVU393
 1157 0038 8460     		str	r4, [r0, #8]
 544:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1158              		.loc 1 544 3 is_stmt 1 view .LVU394
 544:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1159              		.loc 1 544 21 is_stmt 0 view .LVU395
 1160 003a 42F21073 		movw	r3, #10000
 1161 003e C360     		str	r3, [r0, #12]
 545:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1162              		.loc 1 545 3 is_stmt 1 view .LVU396
 545:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1163              		.loc 1 545 28 is_stmt 0 view .LVU397
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 47


 1164 0040 0461     		str	r4, [r0, #16]
 546:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1165              		.loc 1 546 3 is_stmt 1 view .LVU398
 546:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1166              		.loc 1 546 32 is_stmt 0 view .LVU399
 1167 0042 4461     		str	r4, [r0, #20]
 547:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1168              		.loc 1 547 3 is_stmt 1 view .LVU400
 547:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1169              		.loc 1 547 32 is_stmt 0 view .LVU401
 1170 0044 8461     		str	r4, [r0, #24]
 548:Core/Src/main.c ****   {
 1171              		.loc 1 548 3 is_stmt 1 view .LVU402
 548:Core/Src/main.c ****   {
 1172              		.loc 1 548 7 is_stmt 0 view .LVU403
 1173 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1174              	.LVL53:
 548:Core/Src/main.c ****   {
 1175              		.loc 1 548 6 view .LVU404
 1176 004a 0028     		cmp	r0, #0
 1177 004c 47D1     		bne	.L70
 552:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1178              		.loc 1 552 3 is_stmt 1 view .LVU405
 552:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1179              		.loc 1 552 34 is_stmt 0 view .LVU406
 1180 004e 4FF48053 		mov	r3, #4096
 1181 0052 1693     		str	r3, [sp, #88]
 553:Core/Src/main.c ****   {
 1182              		.loc 1 553 3 is_stmt 1 view .LVU407
 553:Core/Src/main.c ****   {
 1183              		.loc 1 553 7 is_stmt 0 view .LVU408
 1184 0054 16A9     		add	r1, sp, #88
 1185 0056 2948     		ldr	r0, .L77
 1186 0058 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1187              	.LVL54:
 553:Core/Src/main.c ****   {
 1188              		.loc 1 553 6 view .LVU409
 1189 005c 0028     		cmp	r0, #0
 1190 005e 40D1     		bne	.L71
 557:Core/Src/main.c ****   {
 1191              		.loc 1 557 3 is_stmt 1 view .LVU410
 557:Core/Src/main.c ****   {
 1192              		.loc 1 557 7 is_stmt 0 view .LVU411
 1193 0060 2648     		ldr	r0, .L77
 1194 0062 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1195              	.LVL55:
 557:Core/Src/main.c ****   {
 1196              		.loc 1 557 6 view .LVU412
 1197 0066 0028     		cmp	r0, #0
 1198 0068 3DD1     		bne	.L72
 561:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1199              		.loc 1 561 3 is_stmt 1 view .LVU413
 561:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1200              		.loc 1 561 37 is_stmt 0 view .LVU414
 1201 006a 0023     		movs	r3, #0
 1202 006c 1393     		str	r3, [sp, #76]
 562:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 48


 1203              		.loc 1 562 3 is_stmt 1 view .LVU415
 562:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1204              		.loc 1 562 38 is_stmt 0 view .LVU416
 1205 006e 1493     		str	r3, [sp, #80]
 563:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1206              		.loc 1 563 3 is_stmt 1 view .LVU417
 563:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1207              		.loc 1 563 33 is_stmt 0 view .LVU418
 1208 0070 1593     		str	r3, [sp, #84]
 564:Core/Src/main.c ****   {
 1209              		.loc 1 564 3 is_stmt 1 view .LVU419
 564:Core/Src/main.c ****   {
 1210              		.loc 1 564 7 is_stmt 0 view .LVU420
 1211 0072 13A9     		add	r1, sp, #76
 1212 0074 2148     		ldr	r0, .L77
 1213 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1214              	.LVL56:
 564:Core/Src/main.c ****   {
 1215              		.loc 1 564 6 view .LVU421
 1216 007a 0028     		cmp	r0, #0
 1217 007c 35D1     		bne	.L73
 568:Core/Src/main.c ****   sConfigOC.Pulse = 5000;
 1218              		.loc 1 568 3 is_stmt 1 view .LVU422
 568:Core/Src/main.c ****   sConfigOC.Pulse = 5000;
 1219              		.loc 1 568 20 is_stmt 0 view .LVU423
 1220 007e 6023     		movs	r3, #96
 1221 0080 0C93     		str	r3, [sp, #48]
 569:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1222              		.loc 1 569 3 is_stmt 1 view .LVU424
 569:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1223              		.loc 1 569 19 is_stmt 0 view .LVU425
 1224 0082 41F28833 		movw	r3, #5000
 1225 0086 0D93     		str	r3, [sp, #52]
 570:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1226              		.loc 1 570 3 is_stmt 1 view .LVU426
 570:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1227              		.loc 1 570 24 is_stmt 0 view .LVU427
 1228 0088 0022     		movs	r2, #0
 1229 008a 0E92     		str	r2, [sp, #56]
 571:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1230              		.loc 1 571 3 is_stmt 1 view .LVU428
 571:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1231              		.loc 1 571 25 is_stmt 0 view .LVU429
 1232 008c 0F92     		str	r2, [sp, #60]
 572:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1233              		.loc 1 572 3 is_stmt 1 view .LVU430
 572:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1234              		.loc 1 572 24 is_stmt 0 view .LVU431
 1235 008e 1092     		str	r2, [sp, #64]
 573:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1236              		.loc 1 573 3 is_stmt 1 view .LVU432
 573:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1237              		.loc 1 573 25 is_stmt 0 view .LVU433
 1238 0090 1192     		str	r2, [sp, #68]
 574:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1239              		.loc 1 574 3 is_stmt 1 view .LVU434
 574:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 49


 1240              		.loc 1 574 26 is_stmt 0 view .LVU435
 1241 0092 1292     		str	r2, [sp, #72]
 575:Core/Src/main.c ****   {
 1242              		.loc 1 575 3 is_stmt 1 view .LVU436
 575:Core/Src/main.c ****   {
 1243              		.loc 1 575 7 is_stmt 0 view .LVU437
 1244 0094 0CA9     		add	r1, sp, #48
 1245 0096 1948     		ldr	r0, .L77
 1246 0098 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1247              	.LVL57:
 575:Core/Src/main.c ****   {
 1248              		.loc 1 575 6 view .LVU438
 1249 009c 38BB     		cbnz	r0, .L74
 579:Core/Src/main.c ****   {
 1250              		.loc 1 579 3 is_stmt 1 view .LVU439
 579:Core/Src/main.c ****   {
 1251              		.loc 1 579 7 is_stmt 0 view .LVU440
 1252 009e 0822     		movs	r2, #8
 1253 00a0 0CA9     		add	r1, sp, #48
 1254 00a2 1648     		ldr	r0, .L77
 1255 00a4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1256              	.LVL58:
 579:Core/Src/main.c ****   {
 1257              		.loc 1 579 6 view .LVU441
 1258 00a8 18BB     		cbnz	r0, .L75
 583:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1259              		.loc 1 583 3 is_stmt 1 view .LVU442
 583:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1260              		.loc 1 583 40 is_stmt 0 view .LVU443
 1261 00aa 0023     		movs	r3, #0
 1262 00ac 0193     		str	r3, [sp, #4]
 584:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1263              		.loc 1 584 3 is_stmt 1 view .LVU444
 584:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1264              		.loc 1 584 41 is_stmt 0 view .LVU445
 1265 00ae 0293     		str	r3, [sp, #8]
 585:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1266              		.loc 1 585 3 is_stmt 1 view .LVU446
 585:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1267              		.loc 1 585 34 is_stmt 0 view .LVU447
 1268 00b0 0393     		str	r3, [sp, #12]
 586:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1269              		.loc 1 586 3 is_stmt 1 view .LVU448
 586:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1270              		.loc 1 586 33 is_stmt 0 view .LVU449
 1271 00b2 0493     		str	r3, [sp, #16]
 587:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1272              		.loc 1 587 3 is_stmt 1 view .LVU450
 587:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1273              		.loc 1 587 35 is_stmt 0 view .LVU451
 1274 00b4 0593     		str	r3, [sp, #20]
 588:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1275              		.loc 1 588 3 is_stmt 1 view .LVU452
 588:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1276              		.loc 1 588 38 is_stmt 0 view .LVU453
 1277 00b6 4FF40052 		mov	r2, #8192
 1278 00ba 0692     		str	r2, [sp, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 50


 589:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1279              		.loc 1 589 3 is_stmt 1 view .LVU454
 589:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1280              		.loc 1 589 36 is_stmt 0 view .LVU455
 1281 00bc 0793     		str	r3, [sp, #28]
 590:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1282              		.loc 1 590 3 is_stmt 1 view .LVU456
 590:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1283              		.loc 1 590 36 is_stmt 0 view .LVU457
 1284 00be 0893     		str	r3, [sp, #32]
 591:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1285              		.loc 1 591 3 is_stmt 1 view .LVU458
 591:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1286              		.loc 1 591 39 is_stmt 0 view .LVU459
 1287 00c0 4FF00072 		mov	r2, #33554432
 1288 00c4 0992     		str	r2, [sp, #36]
 592:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1289              		.loc 1 592 3 is_stmt 1 view .LVU460
 592:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1290              		.loc 1 592 37 is_stmt 0 view .LVU461
 1291 00c6 0A93     		str	r3, [sp, #40]
 593:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1292              		.loc 1 593 3 is_stmt 1 view .LVU462
 593:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1293              		.loc 1 593 40 is_stmt 0 view .LVU463
 1294 00c8 0B93     		str	r3, [sp, #44]
 594:Core/Src/main.c ****   {
 1295              		.loc 1 594 3 is_stmt 1 view .LVU464
 594:Core/Src/main.c ****   {
 1296              		.loc 1 594 7 is_stmt 0 view .LVU465
 1297 00ca 01A9     		add	r1, sp, #4
 1298 00cc 0B48     		ldr	r0, .L77
 1299 00ce FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1300              	.LVL59:
 594:Core/Src/main.c ****   {
 1301              		.loc 1 594 6 view .LVU466
 1302 00d2 80B9     		cbnz	r0, .L76
 601:Core/Src/main.c **** 
 1303              		.loc 1 601 3 is_stmt 1 view .LVU467
 1304 00d4 0948     		ldr	r0, .L77
 1305 00d6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1306              	.LVL60:
 603:Core/Src/main.c **** 
 1307              		.loc 1 603 1 is_stmt 0 view .LVU468
 1308 00da 1AB0     		add	sp, sp, #104
 1309              	.LCFI19:
 1310              		.cfi_remember_state
 1311              		.cfi_def_cfa_offset 8
 1312              		@ sp needed
 1313 00dc 10BD     		pop	{r4, pc}
 1314              	.L70:
 1315              	.LCFI20:
 1316              		.cfi_restore_state
 550:Core/Src/main.c ****   }
 1317              		.loc 1 550 5 is_stmt 1 view .LVU469
 1318 00de FFF7FEFF 		bl	Error_Handler
 1319              	.LVL61:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 51


 1320              	.L71:
 555:Core/Src/main.c ****   }
 1321              		.loc 1 555 5 view .LVU470
 1322 00e2 FFF7FEFF 		bl	Error_Handler
 1323              	.LVL62:
 1324              	.L72:
 559:Core/Src/main.c ****   }
 1325              		.loc 1 559 5 view .LVU471
 1326 00e6 FFF7FEFF 		bl	Error_Handler
 1327              	.LVL63:
 1328              	.L73:
 566:Core/Src/main.c ****   }
 1329              		.loc 1 566 5 view .LVU472
 1330 00ea FFF7FEFF 		bl	Error_Handler
 1331              	.LVL64:
 1332              	.L74:
 577:Core/Src/main.c ****   }
 1333              		.loc 1 577 5 view .LVU473
 1334 00ee FFF7FEFF 		bl	Error_Handler
 1335              	.LVL65:
 1336              	.L75:
 581:Core/Src/main.c ****   }
 1337              		.loc 1 581 5 view .LVU474
 1338 00f2 FFF7FEFF 		bl	Error_Handler
 1339              	.LVL66:
 1340              	.L76:
 596:Core/Src/main.c ****   }
 1341              		.loc 1 596 5 view .LVU475
 1342 00f6 FFF7FEFF 		bl	Error_Handler
 1343              	.LVL67:
 1344              	.L78:
 1345 00fa 00BF     		.align	2
 1346              	.L77:
 1347 00fc 00000000 		.word	.LANCHOR5
 1348 0100 00000140 		.word	1073807360
 1349              		.cfi_endproc
 1350              	.LFE342:
 1352              		.section	.text.MX_ADC3_Init,"ax",%progbits
 1353              		.align	1
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1358              	MX_ADC3_Init:
 1359              	.LFB338:
 321:Core/Src/main.c **** 
 1360              		.loc 1 321 1 view -0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 32
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364 0000 00B5     		push	{lr}
 1365              	.LCFI21:
 1366              		.cfi_def_cfa_offset 4
 1367              		.cfi_offset 14, -4
 1368 0002 89B0     		sub	sp, sp, #36
 1369              	.LCFI22:
 1370              		.cfi_def_cfa_offset 40
 327:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 52


 1371              		.loc 1 327 3 view .LVU477
 327:Core/Src/main.c **** 
 1372              		.loc 1 327 26 is_stmt 0 view .LVU478
 1373 0004 0023     		movs	r3, #0
 1374 0006 0193     		str	r3, [sp, #4]
 1375 0008 0293     		str	r3, [sp, #8]
 1376 000a 0393     		str	r3, [sp, #12]
 1377 000c 0493     		str	r3, [sp, #16]
 1378 000e 0593     		str	r3, [sp, #20]
 1379 0010 0693     		str	r3, [sp, #24]
 1380 0012 0793     		str	r3, [sp, #28]
 334:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1381              		.loc 1 334 3 is_stmt 1 view .LVU479
 334:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1382              		.loc 1 334 18 is_stmt 0 view .LVU480
 1383 0014 1F48     		ldr	r0, .L87
 1384 0016 204A     		ldr	r2, .L87+4
 1385 0018 0260     		str	r2, [r0]
 335:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 1386              		.loc 1 335 3 is_stmt 1 view .LVU481
 335:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 1387              		.loc 1 335 29 is_stmt 0 view .LVU482
 1388 001a 4360     		str	r3, [r0, #4]
 336:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1389              		.loc 1 336 3 is_stmt 1 view .LVU483
 336:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1390              		.loc 1 336 25 is_stmt 0 view .LVU484
 1391 001c 8360     		str	r3, [r0, #8]
 337:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1392              		.loc 1 337 3 is_stmt 1 view .LVU485
 337:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1393              		.loc 1 337 27 is_stmt 0 view .LVU486
 1394 001e 0122     		movs	r2, #1
 1395 0020 C260     		str	r2, [r0, #12]
 338:Core/Src/main.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 1396              		.loc 1 338 3 is_stmt 1 view .LVU487
 338:Core/Src/main.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 1397              		.loc 1 338 27 is_stmt 0 view .LVU488
 1398 0022 0421     		movs	r1, #4
 1399 0024 0161     		str	r1, [r0, #16]
 339:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1400              		.loc 1 339 3 is_stmt 1 view .LVU489
 339:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 1401              		.loc 1 339 31 is_stmt 0 view .LVU490
 1402 0026 0375     		strb	r3, [r0, #20]
 340:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 2;
 1403              		.loc 1 340 3 is_stmt 1 view .LVU491
 340:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 2;
 1404              		.loc 1 340 33 is_stmt 0 view .LVU492
 1405 0028 4375     		strb	r3, [r0, #21]
 341:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = ENABLE;
 1406              		.loc 1 341 3 is_stmt 1 view .LVU493
 341:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = ENABLE;
 1407              		.loc 1 341 30 is_stmt 0 view .LVU494
 1408 002a 0221     		movs	r1, #2
 1409 002c 8161     		str	r1, [r0, #24]
 342:Core/Src/main.c ****   hadc3.Init.NbrOfDiscConversion = 1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 53


 1410              		.loc 1 342 3 is_stmt 1 view .LVU495
 342:Core/Src/main.c ****   hadc3.Init.NbrOfDiscConversion = 1;
 1411              		.loc 1 342 36 is_stmt 0 view .LVU496
 1412 002e 0277     		strb	r2, [r0, #28]
 343:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1413              		.loc 1 343 3 is_stmt 1 view .LVU497
 343:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1414              		.loc 1 343 34 is_stmt 0 view .LVU498
 1415 0030 0262     		str	r2, [r0, #32]
 344:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1416              		.loc 1 344 3 is_stmt 1 view .LVU499
 344:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1417              		.loc 1 344 31 is_stmt 0 view .LVU500
 1418 0032 4362     		str	r3, [r0, #36]
 345:Core/Src/main.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1419              		.loc 1 345 3 is_stmt 1 view .LVU501
 345:Core/Src/main.c ****   hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1420              		.loc 1 345 35 is_stmt 0 view .LVU502
 1421 0034 8362     		str	r3, [r0, #40]
 346:Core/Src/main.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1422              		.loc 1 346 3 is_stmt 1 view .LVU503
 346:Core/Src/main.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1423              		.loc 1 346 39 is_stmt 0 view .LVU504
 1424 0036 C362     		str	r3, [r0, #44]
 347:Core/Src/main.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1425              		.loc 1 347 3 is_stmt 1 view .LVU505
 347:Core/Src/main.c ****   hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1426              		.loc 1 347 22 is_stmt 0 view .LVU506
 1427 0038 0363     		str	r3, [r0, #48]
 348:Core/Src/main.c ****   hadc3.Init.OversamplingMode = DISABLE;
 1428              		.loc 1 348 3 is_stmt 1 view .LVU507
 348:Core/Src/main.c ****   hadc3.Init.OversamplingMode = DISABLE;
 1429              		.loc 1 348 27 is_stmt 0 view .LVU508
 1430 003a 4363     		str	r3, [r0, #52]
 349:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1431              		.loc 1 349 3 is_stmt 1 view .LVU509
 349:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1432              		.loc 1 349 31 is_stmt 0 view .LVU510
 1433 003c 80F83830 		strb	r3, [r0, #56]
 350:Core/Src/main.c ****   {
 1434              		.loc 1 350 3 is_stmt 1 view .LVU511
 350:Core/Src/main.c ****   {
 1435              		.loc 1 350 7 is_stmt 0 view .LVU512
 1436 0040 FFF7FEFF 		bl	HAL_ADC_Init
 1437              	.LVL68:
 350:Core/Src/main.c ****   {
 1438              		.loc 1 350 6 view .LVU513
 1439 0044 F8B9     		cbnz	r0, .L84
 356:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1440              		.loc 1 356 3 is_stmt 1 view .LVU514
 356:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1441              		.loc 1 356 19 is_stmt 0 view .LVU515
 1442 0046 154B     		ldr	r3, .L87+8
 1443 0048 0193     		str	r3, [sp, #4]
 357:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1444              		.loc 1 357 3 is_stmt 1 view .LVU516
 357:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 54


 1445              		.loc 1 357 16 is_stmt 0 view .LVU517
 1446 004a 0623     		movs	r3, #6
 1447 004c 0293     		str	r3, [sp, #8]
 358:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1448              		.loc 1 358 3 is_stmt 1 view .LVU518
 358:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1449              		.loc 1 358 24 is_stmt 0 view .LVU519
 1450 004e 0023     		movs	r3, #0
 1451 0050 0393     		str	r3, [sp, #12]
 359:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1452              		.loc 1 359 3 is_stmt 1 view .LVU520
 359:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1453              		.loc 1 359 22 is_stmt 0 view .LVU521
 1454 0052 40F2FF72 		movw	r2, #2047
 1455 0056 0492     		str	r2, [sp, #16]
 360:Core/Src/main.c ****   sConfig.Offset = 0;
 1456              		.loc 1 360 3 is_stmt 1 view .LVU522
 360:Core/Src/main.c ****   sConfig.Offset = 0;
 1457              		.loc 1 360 24 is_stmt 0 view .LVU523
 1458 0058 0422     		movs	r2, #4
 1459 005a 0592     		str	r2, [sp, #20]
 361:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1460              		.loc 1 361 3 is_stmt 1 view .LVU524
 361:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1461              		.loc 1 361 18 is_stmt 0 view .LVU525
 1462 005c 0693     		str	r3, [sp, #24]
 362:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1463              		.loc 1 362 3 is_stmt 1 view .LVU526
 362:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1464              		.loc 1 362 34 is_stmt 0 view .LVU527
 1465 005e 8DF81D30 		strb	r3, [sp, #29]
 363:Core/Src/main.c ****   {
 1466              		.loc 1 363 3 is_stmt 1 view .LVU528
 363:Core/Src/main.c ****   {
 1467              		.loc 1 363 7 is_stmt 0 view .LVU529
 1468 0062 0DEB0201 		add	r1, sp, r2
 1469 0066 0B48     		ldr	r0, .L87
 1470 0068 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1471              	.LVL69:
 363:Core/Src/main.c ****   {
 1472              		.loc 1 363 6 view .LVU530
 1473 006c 68B9     		cbnz	r0, .L85
 369:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1474              		.loc 1 369 3 is_stmt 1 view .LVU531
 369:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1475              		.loc 1 369 19 is_stmt 0 view .LVU532
 1476 006e 0C4B     		ldr	r3, .L87+12
 1477 0070 0193     		str	r3, [sp, #4]
 370:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1478              		.loc 1 370 3 is_stmt 1 view .LVU533
 370:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1479              		.loc 1 370 16 is_stmt 0 view .LVU534
 1480 0072 0C23     		movs	r3, #12
 1481 0074 0293     		str	r3, [sp, #8]
 371:Core/Src/main.c ****   {
 1482              		.loc 1 371 3 is_stmt 1 view .LVU535
 371:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 55


 1483              		.loc 1 371 7 is_stmt 0 view .LVU536
 1484 0076 01A9     		add	r1, sp, #4
 1485 0078 0648     		ldr	r0, .L87
 1486 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1487              	.LVL70:
 371:Core/Src/main.c ****   {
 1488              		.loc 1 371 6 view .LVU537
 1489 007e 30B9     		cbnz	r0, .L86
 379:Core/Src/main.c **** 
 1490              		.loc 1 379 1 view .LVU538
 1491 0080 09B0     		add	sp, sp, #36
 1492              	.LCFI23:
 1493              		.cfi_remember_state
 1494              		.cfi_def_cfa_offset 4
 1495              		@ sp needed
 1496 0082 5DF804FB 		ldr	pc, [sp], #4
 1497              	.L84:
 1498              	.LCFI24:
 1499              		.cfi_restore_state
 352:Core/Src/main.c ****   }
 1500              		.loc 1 352 5 is_stmt 1 view .LVU539
 1501 0086 FFF7FEFF 		bl	Error_Handler
 1502              	.LVL71:
 1503              	.L85:
 365:Core/Src/main.c ****   }
 1504              		.loc 1 365 5 view .LVU540
 1505 008a FFF7FEFF 		bl	Error_Handler
 1506              	.LVL72:
 1507              	.L86:
 373:Core/Src/main.c ****   }
 1508              		.loc 1 373 5 view .LVU541
 1509 008e FFF7FEFF 		bl	Error_Handler
 1510              	.LVL73:
 1511              	.L88:
 1512 0092 00BF     		.align	2
 1513              	.L87:
 1514 0094 00000000 		.word	.LANCHOR6
 1515 0098 00600258 		.word	1476550656
 1516 009c 000084CB 		.word	-880541696
 1517 00a0 000052C7 		.word	-950927360
 1518              		.cfi_endproc
 1519              	.LFE338:
 1521              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1522              		.align	1
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1527              	MX_ADC1_Init:
 1528              	.LFB337:
 247:Core/Src/main.c **** 
 1529              		.loc 1 247 1 view -0
 1530              		.cfi_startproc
 1531              		@ args = 0, pretend = 0, frame = 40
 1532              		@ frame_needed = 0, uses_anonymous_args = 0
 1533 0000 00B5     		push	{lr}
 1534              	.LCFI25:
 1535              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 56


 1536              		.cfi_offset 14, -4
 1537 0002 8BB0     		sub	sp, sp, #44
 1538              	.LCFI26:
 1539              		.cfi_def_cfa_offset 48
 253:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1540              		.loc 1 253 3 view .LVU543
 253:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1541              		.loc 1 253 24 is_stmt 0 view .LVU544
 1542 0004 0023     		movs	r3, #0
 1543 0006 0793     		str	r3, [sp, #28]
 1544 0008 0893     		str	r3, [sp, #32]
 1545 000a 0993     		str	r3, [sp, #36]
 254:Core/Src/main.c **** 
 1546              		.loc 1 254 3 is_stmt 1 view .LVU545
 254:Core/Src/main.c **** 
 1547              		.loc 1 254 26 is_stmt 0 view .LVU546
 1548 000c 0093     		str	r3, [sp]
 1549 000e 0193     		str	r3, [sp, #4]
 1550 0010 0293     		str	r3, [sp, #8]
 1551 0012 0393     		str	r3, [sp, #12]
 1552 0014 0493     		str	r3, [sp, #16]
 1553 0016 0593     		str	r3, [sp, #20]
 1554 0018 0693     		str	r3, [sp, #24]
 261:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1555              		.loc 1 261 3 is_stmt 1 view .LVU547
 261:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1556              		.loc 1 261 18 is_stmt 0 view .LVU548
 1557 001a 2348     		ldr	r0, .L99
 1558 001c 234A     		ldr	r2, .L99+4
 1559 001e 0260     		str	r2, [r0]
 262:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 1560              		.loc 1 262 3 is_stmt 1 view .LVU549
 262:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 1561              		.loc 1 262 29 is_stmt 0 view .LVU550
 1562 0020 4360     		str	r3, [r0, #4]
 263:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1563              		.loc 1 263 3 is_stmt 1 view .LVU551
 263:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1564              		.loc 1 263 25 is_stmt 0 view .LVU552
 1565 0022 8360     		str	r3, [r0, #8]
 264:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1566              		.loc 1 264 3 is_stmt 1 view .LVU553
 264:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1567              		.loc 1 264 27 is_stmt 0 view .LVU554
 1568 0024 0122     		movs	r2, #1
 1569 0026 C260     		str	r2, [r0, #12]
 265:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1570              		.loc 1 265 3 is_stmt 1 view .LVU555
 265:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1571              		.loc 1 265 27 is_stmt 0 view .LVU556
 1572 0028 0421     		movs	r1, #4
 1573 002a 0161     		str	r1, [r0, #16]
 266:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1574              		.loc 1 266 3 is_stmt 1 view .LVU557
 266:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1575              		.loc 1 266 31 is_stmt 0 view .LVU558
 1576 002c 0375     		strb	r3, [r0, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 57


 267:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 1577              		.loc 1 267 3 is_stmt 1 view .LVU559
 267:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 2;
 1578              		.loc 1 267 33 is_stmt 0 view .LVU560
 1579 002e 4375     		strb	r3, [r0, #21]
 268:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 1580              		.loc 1 268 3 is_stmt 1 view .LVU561
 268:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
 1581              		.loc 1 268 30 is_stmt 0 view .LVU562
 1582 0030 0221     		movs	r1, #2
 1583 0032 8161     		str	r1, [r0, #24]
 269:Core/Src/main.c ****   hadc1.Init.NbrOfDiscConversion = 1;
 1584              		.loc 1 269 3 is_stmt 1 view .LVU563
 269:Core/Src/main.c ****   hadc1.Init.NbrOfDiscConversion = 1;
 1585              		.loc 1 269 36 is_stmt 0 view .LVU564
 1586 0034 0277     		strb	r2, [r0, #28]
 270:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1587              		.loc 1 270 3 is_stmt 1 view .LVU565
 270:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1588              		.loc 1 270 34 is_stmt 0 view .LVU566
 1589 0036 0262     		str	r2, [r0, #32]
 271:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1590              		.loc 1 271 3 is_stmt 1 view .LVU567
 271:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1591              		.loc 1 271 31 is_stmt 0 view .LVU568
 1592 0038 4362     		str	r3, [r0, #36]
 272:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1593              		.loc 1 272 3 is_stmt 1 view .LVU569
 272:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1594              		.loc 1 272 35 is_stmt 0 view .LVU570
 1595 003a 8362     		str	r3, [r0, #40]
 273:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1596              		.loc 1 273 3 is_stmt 1 view .LVU571
 273:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1597              		.loc 1 273 39 is_stmt 0 view .LVU572
 1598 003c C362     		str	r3, [r0, #44]
 274:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1599              		.loc 1 274 3 is_stmt 1 view .LVU573
 274:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1600              		.loc 1 274 22 is_stmt 0 view .LVU574
 1601 003e 0363     		str	r3, [r0, #48]
 275:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1602              		.loc 1 275 3 is_stmt 1 view .LVU575
 275:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1603              		.loc 1 275 27 is_stmt 0 view .LVU576
 1604 0040 4363     		str	r3, [r0, #52]
 276:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1605              		.loc 1 276 3 is_stmt 1 view .LVU577
 276:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1606              		.loc 1 276 31 is_stmt 0 view .LVU578
 1607 0042 80F83830 		strb	r3, [r0, #56]
 277:Core/Src/main.c ****   {
 1608              		.loc 1 277 3 is_stmt 1 view .LVU579
 277:Core/Src/main.c ****   {
 1609              		.loc 1 277 7 is_stmt 0 view .LVU580
 1610 0046 FFF7FEFF 		bl	HAL_ADC_Init
 1611              	.LVL74:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 58


 277:Core/Src/main.c ****   {
 1612              		.loc 1 277 6 view .LVU581
 1613 004a 28BB     		cbnz	r0, .L95
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1614              		.loc 1 283 3 is_stmt 1 view .LVU582
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1615              		.loc 1 283 18 is_stmt 0 view .LVU583
 1616 004c 0023     		movs	r3, #0
 1617 004e 0793     		str	r3, [sp, #28]
 284:Core/Src/main.c ****   {
 1618              		.loc 1 284 3 is_stmt 1 view .LVU584
 284:Core/Src/main.c ****   {
 1619              		.loc 1 284 7 is_stmt 0 view .LVU585
 1620 0050 07A9     		add	r1, sp, #28
 1621 0052 1548     		ldr	r0, .L99
 1622 0054 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1623              	.LVL75:
 284:Core/Src/main.c ****   {
 1624              		.loc 1 284 6 view .LVU586
 1625 0058 00BB     		cbnz	r0, .L96
 290:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1626              		.loc 1 290 3 is_stmt 1 view .LVU587
 290:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1627              		.loc 1 290 19 is_stmt 0 view .LVU588
 1628 005a 154B     		ldr	r3, .L99+8
 1629 005c 0093     		str	r3, [sp]
 291:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1630              		.loc 1 291 3 is_stmt 1 view .LVU589
 291:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1631              		.loc 1 291 16 is_stmt 0 view .LVU590
 1632 005e 0623     		movs	r3, #6
 1633 0060 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1634              		.loc 1 292 3 is_stmt 1 view .LVU591
 292:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1635              		.loc 1 292 24 is_stmt 0 view .LVU592
 1636 0062 0023     		movs	r3, #0
 1637 0064 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1638              		.loc 1 293 3 is_stmt 1 view .LVU593
 293:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1639              		.loc 1 293 22 is_stmt 0 view .LVU594
 1640 0066 40F2FF72 		movw	r2, #2047
 1641 006a 0392     		str	r2, [sp, #12]
 294:Core/Src/main.c ****   sConfig.Offset = 0;
 1642              		.loc 1 294 3 is_stmt 1 view .LVU595
 294:Core/Src/main.c ****   sConfig.Offset = 0;
 1643              		.loc 1 294 24 is_stmt 0 view .LVU596
 1644 006c 0422     		movs	r2, #4
 1645 006e 0492     		str	r2, [sp, #16]
 295:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1646              		.loc 1 295 3 is_stmt 1 view .LVU597
 295:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1647              		.loc 1 295 18 is_stmt 0 view .LVU598
 1648 0070 0593     		str	r3, [sp, #20]
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1649              		.loc 1 296 3 is_stmt 1 view .LVU599
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 59


 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1650              		.loc 1 296 34 is_stmt 0 view .LVU600
 1651 0072 8DF81930 		strb	r3, [sp, #25]
 297:Core/Src/main.c ****   {
 1652              		.loc 1 297 3 is_stmt 1 view .LVU601
 297:Core/Src/main.c ****   {
 1653              		.loc 1 297 7 is_stmt 0 view .LVU602
 1654 0076 6946     		mov	r1, sp
 1655 0078 0B48     		ldr	r0, .L99
 1656 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1657              	.LVL76:
 297:Core/Src/main.c ****   {
 1658              		.loc 1 297 6 view .LVU603
 1659 007e 78B9     		cbnz	r0, .L97
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1660              		.loc 1 303 3 is_stmt 1 view .LVU604
 303:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1661              		.loc 1 303 19 is_stmt 0 view .LVU605
 1662 0080 0C4B     		ldr	r3, .L99+12
 1663 0082 0093     		str	r3, [sp]
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1664              		.loc 1 304 3 is_stmt 1 view .LVU606
 304:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1665              		.loc 1 304 16 is_stmt 0 view .LVU607
 1666 0084 0C23     		movs	r3, #12
 1667 0086 0193     		str	r3, [sp, #4]
 305:Core/Src/main.c ****   {
 1668              		.loc 1 305 3 is_stmt 1 view .LVU608
 305:Core/Src/main.c ****   {
 1669              		.loc 1 305 7 is_stmt 0 view .LVU609
 1670 0088 6946     		mov	r1, sp
 1671 008a 0748     		ldr	r0, .L99
 1672 008c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1673              	.LVL77:
 305:Core/Src/main.c ****   {
 1674              		.loc 1 305 6 view .LVU610
 1675 0090 40B9     		cbnz	r0, .L98
 313:Core/Src/main.c **** 
 1676              		.loc 1 313 1 view .LVU611
 1677 0092 0BB0     		add	sp, sp, #44
 1678              	.LCFI27:
 1679              		.cfi_remember_state
 1680              		.cfi_def_cfa_offset 4
 1681              		@ sp needed
 1682 0094 5DF804FB 		ldr	pc, [sp], #4
 1683              	.L95:
 1684              	.LCFI28:
 1685              		.cfi_restore_state
 279:Core/Src/main.c ****   }
 1686              		.loc 1 279 5 is_stmt 1 view .LVU612
 1687 0098 FFF7FEFF 		bl	Error_Handler
 1688              	.LVL78:
 1689              	.L96:
 286:Core/Src/main.c ****   }
 1690              		.loc 1 286 5 view .LVU613
 1691 009c FFF7FEFF 		bl	Error_Handler
 1692              	.LVL79:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 60


 1693              	.L97:
 299:Core/Src/main.c ****   }
 1694              		.loc 1 299 5 view .LVU614
 1695 00a0 FFF7FEFF 		bl	Error_Handler
 1696              	.LVL80:
 1697              	.L98:
 307:Core/Src/main.c ****   }
 1698              		.loc 1 307 5 view .LVU615
 1699 00a4 FFF7FEFF 		bl	Error_Handler
 1700              	.LVL81:
 1701              	.L100:
 1702              		.align	2
 1703              	.L99:
 1704 00a8 00000000 		.word	.LANCHOR7
 1705 00ac 00200240 		.word	1073881088
 1706 00b0 40002019 		.word	421527616
 1707 00b4 8000501D 		.word	491782272
 1708              		.cfi_endproc
 1709              	.LFE337:
 1711              		.section	.text.MX_SPI5_Init,"ax",%progbits
 1712              		.align	1
 1713              		.syntax unified
 1714              		.thumb
 1715              		.thumb_func
 1717              	MX_SPI5_Init:
 1718              	.LFB341:
 479:Core/Src/main.c **** 
 1719              		.loc 1 479 1 view -0
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 0
 1722              		@ frame_needed = 0, uses_anonymous_args = 0
 1723 0000 08B5     		push	{r3, lr}
 1724              	.LCFI29:
 1725              		.cfi_def_cfa_offset 8
 1726              		.cfi_offset 3, -8
 1727              		.cfi_offset 14, -4
 489:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1728              		.loc 1 489 3 view .LVU617
 489:Core/Src/main.c ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1729              		.loc 1 489 18 is_stmt 0 view .LVU618
 1730 0002 1348     		ldr	r0, .L105
 1731 0004 134B     		ldr	r3, .L105+4
 1732 0006 0360     		str	r3, [r0]
 490:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1733              		.loc 1 490 3 is_stmt 1 view .LVU619
 490:Core/Src/main.c ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1734              		.loc 1 490 19 is_stmt 0 view .LVU620
 1735 0008 4FF48003 		mov	r3, #4194304
 1736 000c 4360     		str	r3, [r0, #4]
 491:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 1737              		.loc 1 491 3 is_stmt 1 view .LVU621
 491:Core/Src/main.c ****   hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 1738              		.loc 1 491 24 is_stmt 0 view .LVU622
 1739 000e 0023     		movs	r3, #0
 1740 0010 8360     		str	r3, [r0, #8]
 492:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1741              		.loc 1 492 3 is_stmt 1 view .LVU623
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 61


 492:Core/Src/main.c ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1742              		.loc 1 492 23 is_stmt 0 view .LVU624
 1743 0012 0322     		movs	r2, #3
 1744 0014 C260     		str	r2, [r0, #12]
 493:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1745              		.loc 1 493 3 is_stmt 1 view .LVU625
 493:Core/Src/main.c ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1746              		.loc 1 493 26 is_stmt 0 view .LVU626
 1747 0016 0361     		str	r3, [r0, #16]
 494:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1748              		.loc 1 494 3 is_stmt 1 view .LVU627
 494:Core/Src/main.c ****   hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1749              		.loc 1 494 23 is_stmt 0 view .LVU628
 1750 0018 4361     		str	r3, [r0, #20]
 495:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1751              		.loc 1 495 3 is_stmt 1 view .LVU629
 495:Core/Src/main.c ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1752              		.loc 1 495 18 is_stmt 0 view .LVU630
 1753 001a 4FF00052 		mov	r2, #536870912
 1754 001e 8261     		str	r2, [r0, #24]
 496:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1755              		.loc 1 496 3 is_stmt 1 view .LVU631
 496:Core/Src/main.c ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1756              		.loc 1 496 32 is_stmt 0 view .LVU632
 1757 0020 C361     		str	r3, [r0, #28]
 497:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1758              		.loc 1 497 3 is_stmt 1 view .LVU633
 497:Core/Src/main.c ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1759              		.loc 1 497 23 is_stmt 0 view .LVU634
 1760 0022 0362     		str	r3, [r0, #32]
 498:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1761              		.loc 1 498 3 is_stmt 1 view .LVU635
 498:Core/Src/main.c ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1762              		.loc 1 498 21 is_stmt 0 view .LVU636
 1763 0024 4362     		str	r3, [r0, #36]
 499:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 0x0;
 1764              		.loc 1 499 3 is_stmt 1 view .LVU637
 499:Core/Src/main.c ****   hspi5.Init.CRCPolynomial = 0x0;
 1765              		.loc 1 499 29 is_stmt 0 view .LVU638
 1766 0026 8362     		str	r3, [r0, #40]
 500:Core/Src/main.c ****   hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1767              		.loc 1 500 3 is_stmt 1 view .LVU639
 500:Core/Src/main.c ****   hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1768              		.loc 1 500 28 is_stmt 0 view .LVU640
 1769 0028 C362     		str	r3, [r0, #44]
 501:Core/Src/main.c ****   hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1770              		.loc 1 501 3 is_stmt 1 view .LVU641
 501:Core/Src/main.c ****   hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 1771              		.loc 1 501 23 is_stmt 0 view .LVU642
 1772 002a 4FF08042 		mov	r2, #1073741824
 1773 002e 4263     		str	r2, [r0, #52]
 502:Core/Src/main.c ****   hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1774              		.loc 1 502 3 is_stmt 1 view .LVU643
 502:Core/Src/main.c ****   hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 1775              		.loc 1 502 26 is_stmt 0 view .LVU644
 1776 0030 8363     		str	r3, [r0, #56]
 503:Core/Src/main.c ****   hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 62


 1777              		.loc 1 503 3 is_stmt 1 view .LVU645
 503:Core/Src/main.c ****   hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1778              		.loc 1 503 28 is_stmt 0 view .LVU646
 1779 0032 C363     		str	r3, [r0, #60]
 504:Core/Src/main.c ****   hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1780              		.loc 1 504 3 is_stmt 1 view .LVU647
 504:Core/Src/main.c ****   hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 1781              		.loc 1 504 41 is_stmt 0 view .LVU648
 1782 0034 0364     		str	r3, [r0, #64]
 505:Core/Src/main.c ****   hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1783              		.loc 1 505 3 is_stmt 1 view .LVU649
 505:Core/Src/main.c ****   hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 1784              		.loc 1 505 41 is_stmt 0 view .LVU650
 1785 0036 4364     		str	r3, [r0, #68]
 506:Core/Src/main.c ****   hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1786              		.loc 1 506 3 is_stmt 1 view .LVU651
 506:Core/Src/main.c ****   hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 1787              		.loc 1 506 31 is_stmt 0 view .LVU652
 1788 0038 8364     		str	r3, [r0, #72]
 507:Core/Src/main.c ****   hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1789              		.loc 1 507 3 is_stmt 1 view .LVU653
 507:Core/Src/main.c ****   hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 1790              		.loc 1 507 38 is_stmt 0 view .LVU654
 1791 003a C364     		str	r3, [r0, #76]
 508:Core/Src/main.c ****   hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1792              		.loc 1 508 3 is_stmt 1 view .LVU655
 508:Core/Src/main.c ****   hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 1793              		.loc 1 508 37 is_stmt 0 view .LVU656
 1794 003c 0365     		str	r3, [r0, #80]
 509:Core/Src/main.c ****   hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1795              		.loc 1 509 3 is_stmt 1 view .LVU657
 509:Core/Src/main.c ****   hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 1796              		.loc 1 509 32 is_stmt 0 view .LVU658
 1797 003e 4365     		str	r3, [r0, #84]
 510:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1798              		.loc 1 510 3 is_stmt 1 view .LVU659
 510:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1799              		.loc 1 510 21 is_stmt 0 view .LVU660
 1800 0040 8365     		str	r3, [r0, #88]
 511:Core/Src/main.c ****   {
 1801              		.loc 1 511 3 is_stmt 1 view .LVU661
 511:Core/Src/main.c ****   {
 1802              		.loc 1 511 7 is_stmt 0 view .LVU662
 1803 0042 FFF7FEFF 		bl	HAL_SPI_Init
 1804              	.LVL82:
 511:Core/Src/main.c ****   {
 1805              		.loc 1 511 6 view .LVU663
 1806 0046 00B9     		cbnz	r0, .L104
 519:Core/Src/main.c **** 
 1807              		.loc 1 519 1 view .LVU664
 1808 0048 08BD     		pop	{r3, pc}
 1809              	.L104:
 513:Core/Src/main.c ****   }
 1810              		.loc 1 513 5 is_stmt 1 view .LVU665
 1811 004a FFF7FEFF 		bl	Error_Handler
 1812              	.LVL83:
 1813              	.L106:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 63


 1814 004e 00BF     		.align	2
 1815              	.L105:
 1816 0050 00000000 		.word	.LANCHOR8
 1817 0054 00500140 		.word	1073827840
 1818              		.cfi_endproc
 1819              	.LFE341:
 1821              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1822              		.align	1
 1823              		.syntax unified
 1824              		.thumb
 1825              		.thumb_func
 1827              	MX_TIM5_Init:
 1828              	.LFB343:
 611:Core/Src/main.c **** 
 1829              		.loc 1 611 1 view -0
 1830              		.cfi_startproc
 1831              		@ args = 0, pretend = 0, frame = 56
 1832              		@ frame_needed = 0, uses_anonymous_args = 0
 1833 0000 00B5     		push	{lr}
 1834              	.LCFI30:
 1835              		.cfi_def_cfa_offset 4
 1836              		.cfi_offset 14, -4
 1837 0002 8FB0     		sub	sp, sp, #60
 1838              	.LCFI31:
 1839              		.cfi_def_cfa_offset 64
 617:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1840              		.loc 1 617 3 view .LVU667
 617:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1841              		.loc 1 617 26 is_stmt 0 view .LVU668
 1842 0004 0023     		movs	r3, #0
 1843 0006 0A93     		str	r3, [sp, #40]
 1844 0008 0B93     		str	r3, [sp, #44]
 1845 000a 0C93     		str	r3, [sp, #48]
 1846 000c 0D93     		str	r3, [sp, #52]
 618:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1847              		.loc 1 618 3 is_stmt 1 view .LVU669
 618:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1848              		.loc 1 618 27 is_stmt 0 view .LVU670
 1849 000e 0793     		str	r3, [sp, #28]
 1850 0010 0893     		str	r3, [sp, #32]
 1851 0012 0993     		str	r3, [sp, #36]
 619:Core/Src/main.c **** 
 1852              		.loc 1 619 3 is_stmt 1 view .LVU671
 619:Core/Src/main.c **** 
 1853              		.loc 1 619 22 is_stmt 0 view .LVU672
 1854 0014 0093     		str	r3, [sp]
 1855 0016 0193     		str	r3, [sp, #4]
 1856 0018 0293     		str	r3, [sp, #8]
 1857 001a 0393     		str	r3, [sp, #12]
 1858 001c 0493     		str	r3, [sp, #16]
 1859 001e 0593     		str	r3, [sp, #20]
 1860 0020 0693     		str	r3, [sp, #24]
 624:Core/Src/main.c ****   htim5.Init.Prescaler = 119;
 1861              		.loc 1 624 3 is_stmt 1 view .LVU673
 624:Core/Src/main.c ****   htim5.Init.Prescaler = 119;
 1862              		.loc 1 624 18 is_stmt 0 view .LVU674
 1863 0022 2048     		ldr	r0, .L119
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 64


 1864 0024 204A     		ldr	r2, .L119+4
 1865 0026 0260     		str	r2, [r0]
 625:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1866              		.loc 1 625 3 is_stmt 1 view .LVU675
 625:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1867              		.loc 1 625 24 is_stmt 0 view .LVU676
 1868 0028 7722     		movs	r2, #119
 1869 002a 4260     		str	r2, [r0, #4]
 626:Core/Src/main.c ****   htim5.Init.Period = 1000;
 1870              		.loc 1 626 3 is_stmt 1 view .LVU677
 626:Core/Src/main.c ****   htim5.Init.Period = 1000;
 1871              		.loc 1 626 26 is_stmt 0 view .LVU678
 1872 002c 8360     		str	r3, [r0, #8]
 627:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1873              		.loc 1 627 3 is_stmt 1 view .LVU679
 627:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1874              		.loc 1 627 21 is_stmt 0 view .LVU680
 1875 002e 4FF47A72 		mov	r2, #1000
 1876 0032 C260     		str	r2, [r0, #12]
 628:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1877              		.loc 1 628 3 is_stmt 1 view .LVU681
 628:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1878              		.loc 1 628 28 is_stmt 0 view .LVU682
 1879 0034 0361     		str	r3, [r0, #16]
 629:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1880              		.loc 1 629 3 is_stmt 1 view .LVU683
 629:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1881              		.loc 1 629 32 is_stmt 0 view .LVU684
 1882 0036 8361     		str	r3, [r0, #24]
 630:Core/Src/main.c ****   {
 1883              		.loc 1 630 3 is_stmt 1 view .LVU685
 630:Core/Src/main.c ****   {
 1884              		.loc 1 630 7 is_stmt 0 view .LVU686
 1885 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1886              	.LVL84:
 630:Core/Src/main.c ****   {
 1887              		.loc 1 630 6 view .LVU687
 1888 003c 38BB     		cbnz	r0, .L114
 634:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1889              		.loc 1 634 3 is_stmt 1 view .LVU688
 634:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1890              		.loc 1 634 34 is_stmt 0 view .LVU689
 1891 003e 4FF48053 		mov	r3, #4096
 1892 0042 0A93     		str	r3, [sp, #40]
 635:Core/Src/main.c ****   {
 1893              		.loc 1 635 3 is_stmt 1 view .LVU690
 635:Core/Src/main.c ****   {
 1894              		.loc 1 635 7 is_stmt 0 view .LVU691
 1895 0044 0AA9     		add	r1, sp, #40
 1896 0046 1748     		ldr	r0, .L119
 1897 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1898              	.LVL85:
 635:Core/Src/main.c ****   {
 1899              		.loc 1 635 6 view .LVU692
 1900 004c 08BB     		cbnz	r0, .L115
 639:Core/Src/main.c ****   {
 1901              		.loc 1 639 3 is_stmt 1 view .LVU693
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 65


 639:Core/Src/main.c ****   {
 1902              		.loc 1 639 7 is_stmt 0 view .LVU694
 1903 004e 1548     		ldr	r0, .L119
 1904 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1905              	.LVL86:
 639:Core/Src/main.c ****   {
 1906              		.loc 1 639 6 view .LVU695
 1907 0054 F8B9     		cbnz	r0, .L116
 643:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1908              		.loc 1 643 3 is_stmt 1 view .LVU696
 643:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1909              		.loc 1 643 37 is_stmt 0 view .LVU697
 1910 0056 0023     		movs	r3, #0
 1911 0058 0793     		str	r3, [sp, #28]
 644:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1912              		.loc 1 644 3 is_stmt 1 view .LVU698
 644:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1913              		.loc 1 644 33 is_stmt 0 view .LVU699
 1914 005a 0993     		str	r3, [sp, #36]
 645:Core/Src/main.c ****   {
 1915              		.loc 1 645 3 is_stmt 1 view .LVU700
 645:Core/Src/main.c ****   {
 1916              		.loc 1 645 7 is_stmt 0 view .LVU701
 1917 005c 07A9     		add	r1, sp, #28
 1918 005e 1148     		ldr	r0, .L119
 1919 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1920              	.LVL87:
 645:Core/Src/main.c ****   {
 1921              		.loc 1 645 6 view .LVU702
 1922 0064 C8B9     		cbnz	r0, .L117
 649:Core/Src/main.c ****   sConfigOC.Pulse = 500;
 1923              		.loc 1 649 3 is_stmt 1 view .LVU703
 649:Core/Src/main.c ****   sConfigOC.Pulse = 500;
 1924              		.loc 1 649 20 is_stmt 0 view .LVU704
 1925 0066 6023     		movs	r3, #96
 1926 0068 0093     		str	r3, [sp]
 650:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1927              		.loc 1 650 3 is_stmt 1 view .LVU705
 650:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1928              		.loc 1 650 19 is_stmt 0 view .LVU706
 1929 006a 4FF4FA73 		mov	r3, #500
 1930 006e 0193     		str	r3, [sp, #4]
 651:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1931              		.loc 1 651 3 is_stmt 1 view .LVU707
 651:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1932              		.loc 1 651 24 is_stmt 0 view .LVU708
 1933 0070 0023     		movs	r3, #0
 1934 0072 0293     		str	r3, [sp, #8]
 652:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1935              		.loc 1 652 3 is_stmt 1 view .LVU709
 652:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1936              		.loc 1 652 24 is_stmt 0 view .LVU710
 1937 0074 0493     		str	r3, [sp, #16]
 653:Core/Src/main.c ****   {
 1938              		.loc 1 653 3 is_stmt 1 view .LVU711
 653:Core/Src/main.c ****   {
 1939              		.loc 1 653 7 is_stmt 0 view .LVU712
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 66


 1940 0076 0C22     		movs	r2, #12
 1941 0078 6946     		mov	r1, sp
 1942 007a 0A48     		ldr	r0, .L119
 1943 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1944              	.LVL88:
 653:Core/Src/main.c ****   {
 1945              		.loc 1 653 6 view .LVU713
 1946 0080 68B9     		cbnz	r0, .L118
 660:Core/Src/main.c **** 
 1947              		.loc 1 660 3 is_stmt 1 view .LVU714
 1948 0082 0848     		ldr	r0, .L119
 1949 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1950              	.LVL89:
 662:Core/Src/main.c **** 
 1951              		.loc 1 662 1 is_stmt 0 view .LVU715
 1952 0088 0FB0     		add	sp, sp, #60
 1953              	.LCFI32:
 1954              		.cfi_remember_state
 1955              		.cfi_def_cfa_offset 4
 1956              		@ sp needed
 1957 008a 5DF804FB 		ldr	pc, [sp], #4
 1958              	.L114:
 1959              	.LCFI33:
 1960              		.cfi_restore_state
 632:Core/Src/main.c ****   }
 1961              		.loc 1 632 5 is_stmt 1 view .LVU716
 1962 008e FFF7FEFF 		bl	Error_Handler
 1963              	.LVL90:
 1964              	.L115:
 637:Core/Src/main.c ****   }
 1965              		.loc 1 637 5 view .LVU717
 1966 0092 FFF7FEFF 		bl	Error_Handler
 1967              	.LVL91:
 1968              	.L116:
 641:Core/Src/main.c ****   }
 1969              		.loc 1 641 5 view .LVU718
 1970 0096 FFF7FEFF 		bl	Error_Handler
 1971              	.LVL92:
 1972              	.L117:
 647:Core/Src/main.c ****   }
 1973              		.loc 1 647 5 view .LVU719
 1974 009a FFF7FEFF 		bl	Error_Handler
 1975              	.LVL93:
 1976              	.L118:
 655:Core/Src/main.c ****   }
 1977              		.loc 1 655 5 view .LVU720
 1978 009e FFF7FEFF 		bl	Error_Handler
 1979              	.LVL94:
 1980              	.L120:
 1981 00a2 00BF     		.align	2
 1982              	.L119:
 1983 00a4 00000000 		.word	.LANCHOR9
 1984 00a8 000C0040 		.word	1073744896
 1985              		.cfi_endproc
 1986              	.LFE343:
 1988              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1989              		.align	1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 67


 1990              		.syntax unified
 1991              		.thumb
 1992              		.thumb_func
 1994              	MX_USART1_UART_Init:
 1995              	.LFB347:
 840:Core/Src/main.c **** 
 1996              		.loc 1 840 1 view -0
 1997              		.cfi_startproc
 1998              		@ args = 0, pretend = 0, frame = 0
 1999              		@ frame_needed = 0, uses_anonymous_args = 0
 2000 0000 08B5     		push	{r3, lr}
 2001              	.LCFI34:
 2002              		.cfi_def_cfa_offset 8
 2003              		.cfi_offset 3, -8
 2004              		.cfi_offset 14, -4
 849:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 2005              		.loc 1 849 3 view .LVU722
 849:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 2006              		.loc 1 849 19 is_stmt 0 view .LVU723
 2007 0002 1548     		ldr	r0, .L131
 2008 0004 154B     		ldr	r3, .L131+4
 2009 0006 0360     		str	r3, [r0]
 850:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 2010              		.loc 1 850 3 is_stmt 1 view .LVU724
 850:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 2011              		.loc 1 850 24 is_stmt 0 view .LVU725
 2012 0008 4FF4E133 		mov	r3, #115200
 2013 000c 4360     		str	r3, [r0, #4]
 851:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 2014              		.loc 1 851 3 is_stmt 1 view .LVU726
 851:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 2015              		.loc 1 851 26 is_stmt 0 view .LVU727
 2016 000e 0023     		movs	r3, #0
 2017 0010 8360     		str	r3, [r0, #8]
 852:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 2018              		.loc 1 852 3 is_stmt 1 view .LVU728
 852:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 2019              		.loc 1 852 24 is_stmt 0 view .LVU729
 2020 0012 C360     		str	r3, [r0, #12]
 853:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 2021              		.loc 1 853 3 is_stmt 1 view .LVU730
 853:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 2022              		.loc 1 853 22 is_stmt 0 view .LVU731
 2023 0014 0361     		str	r3, [r0, #16]
 854:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2024              		.loc 1 854 3 is_stmt 1 view .LVU732
 854:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2025              		.loc 1 854 20 is_stmt 0 view .LVU733
 2026 0016 0C22     		movs	r2, #12
 2027 0018 4261     		str	r2, [r0, #20]
 855:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 2028              		.loc 1 855 3 is_stmt 1 view .LVU734
 855:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 2029              		.loc 1 855 25 is_stmt 0 view .LVU735
 2030 001a 8361     		str	r3, [r0, #24]
 856:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2031              		.loc 1 856 3 is_stmt 1 view .LVU736
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 68


 856:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2032              		.loc 1 856 28 is_stmt 0 view .LVU737
 2033 001c C361     		str	r3, [r0, #28]
 857:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2034              		.loc 1 857 3 is_stmt 1 view .LVU738
 857:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2035              		.loc 1 857 30 is_stmt 0 view .LVU739
 2036 001e 0362     		str	r3, [r0, #32]
 858:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2037              		.loc 1 858 3 is_stmt 1 view .LVU740
 858:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2038              		.loc 1 858 30 is_stmt 0 view .LVU741
 2039 0020 4362     		str	r3, [r0, #36]
 859:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 2040              		.loc 1 859 3 is_stmt 1 view .LVU742
 859:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 2041              		.loc 1 859 38 is_stmt 0 view .LVU743
 2042 0022 8362     		str	r3, [r0, #40]
 860:Core/Src/main.c ****   {
 2043              		.loc 1 860 3 is_stmt 1 view .LVU744
 860:Core/Src/main.c ****   {
 2044              		.loc 1 860 7 is_stmt 0 view .LVU745
 2045 0024 FFF7FEFF 		bl	HAL_UART_Init
 2046              	.LVL95:
 860:Core/Src/main.c ****   {
 2047              		.loc 1 860 6 view .LVU746
 2048 0028 70B9     		cbnz	r0, .L127
 864:Core/Src/main.c ****   {
 2049              		.loc 1 864 3 is_stmt 1 view .LVU747
 864:Core/Src/main.c ****   {
 2050              		.loc 1 864 7 is_stmt 0 view .LVU748
 2051 002a 0021     		movs	r1, #0
 2052 002c 0A48     		ldr	r0, .L131
 2053 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 2054              	.LVL96:
 864:Core/Src/main.c ****   {
 2055              		.loc 1 864 6 view .LVU749
 2056 0032 58B9     		cbnz	r0, .L128
 868:Core/Src/main.c ****   {
 2057              		.loc 1 868 3 is_stmt 1 view .LVU750
 868:Core/Src/main.c ****   {
 2058              		.loc 1 868 7 is_stmt 0 view .LVU751
 2059 0034 0021     		movs	r1, #0
 2060 0036 0848     		ldr	r0, .L131
 2061 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 2062              	.LVL97:
 868:Core/Src/main.c ****   {
 2063              		.loc 1 868 6 view .LVU752
 2064 003c 40B9     		cbnz	r0, .L129
 872:Core/Src/main.c ****   {
 2065              		.loc 1 872 3 is_stmt 1 view .LVU753
 872:Core/Src/main.c ****   {
 2066              		.loc 1 872 7 is_stmt 0 view .LVU754
 2067 003e 0648     		ldr	r0, .L131
 2068 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 2069              	.LVL98:
 872:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 69


 2070              		.loc 1 872 6 view .LVU755
 2071 0044 30B9     		cbnz	r0, .L130
 880:Core/Src/main.c **** 
 2072              		.loc 1 880 1 view .LVU756
 2073 0046 08BD     		pop	{r3, pc}
 2074              	.L127:
 862:Core/Src/main.c ****   }
 2075              		.loc 1 862 5 is_stmt 1 view .LVU757
 2076 0048 FFF7FEFF 		bl	Error_Handler
 2077              	.LVL99:
 2078              	.L128:
 866:Core/Src/main.c ****   }
 2079              		.loc 1 866 5 view .LVU758
 2080 004c FFF7FEFF 		bl	Error_Handler
 2081              	.LVL100:
 2082              	.L129:
 870:Core/Src/main.c ****   }
 2083              		.loc 1 870 5 view .LVU759
 2084 0050 FFF7FEFF 		bl	Error_Handler
 2085              	.LVL101:
 2086              	.L130:
 874:Core/Src/main.c ****   }
 2087              		.loc 1 874 5 view .LVU760
 2088 0054 FFF7FEFF 		bl	Error_Handler
 2089              	.LVL102:
 2090              	.L132:
 2091              		.align	2
 2092              	.L131:
 2093 0058 00000000 		.word	.LANCHOR10
 2094 005c 00100140 		.word	1073811456
 2095              		.cfi_endproc
 2096              	.LFE347:
 2098              		.section	.text.SystemClock_Config,"ax",%progbits
 2099              		.align	1
 2100              		.global	SystemClock_Config
 2101              		.syntax unified
 2102              		.thumb
 2103              		.thumb_func
 2105              	SystemClock_Config:
 2106              	.LFB335:
 161:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2107              		.loc 1 161 1 view -0
 2108              		.cfi_startproc
 2109              		@ args = 0, pretend = 0, frame = 112
 2110              		@ frame_needed = 0, uses_anonymous_args = 0
 2111 0000 00B5     		push	{lr}
 2112              	.LCFI35:
 2113              		.cfi_def_cfa_offset 4
 2114              		.cfi_offset 14, -4
 2115 0002 9DB0     		sub	sp, sp, #116
 2116              	.LCFI36:
 2117              		.cfi_def_cfa_offset 120
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2118              		.loc 1 162 3 view .LVU762
 162:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2119              		.loc 1 162 22 is_stmt 0 view .LVU763
 2120 0004 4C22     		movs	r2, #76
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 70


 2121 0006 0021     		movs	r1, #0
 2122 0008 09A8     		add	r0, sp, #36
 2123 000a FFF7FEFF 		bl	memset
 2124              	.LVL103:
 163:Core/Src/main.c **** 
 2125              		.loc 1 163 3 is_stmt 1 view .LVU764
 163:Core/Src/main.c **** 
 2126              		.loc 1 163 22 is_stmt 0 view .LVU765
 2127 000e 2022     		movs	r2, #32
 2128 0010 0021     		movs	r1, #0
 2129 0012 01A8     		add	r0, sp, #4
 2130 0014 FFF7FEFF 		bl	memset
 2131              	.LVL104:
 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 2132              		.loc 1 167 3 is_stmt 1 view .LVU766
 2133 0018 0220     		movs	r0, #2
 2134 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 2135              	.LVL105:
 170:Core/Src/main.c **** 
 2136              		.loc 1 170 3 view .LVU767
 2137              	.LBB59:
 170:Core/Src/main.c **** 
 2138              		.loc 1 170 3 view .LVU768
 2139 001e 0023     		movs	r3, #0
 2140 0020 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 2141              		.loc 1 170 3 view .LVU769
 170:Core/Src/main.c **** 
 2142              		.loc 1 170 3 view .LVU770
 2143 0022 2A4B     		ldr	r3, .L140
 2144 0024 9A69     		ldr	r2, [r3, #24]
 2145 0026 42F44042 		orr	r2, r2, #49152
 2146 002a 9A61     		str	r2, [r3, #24]
 170:Core/Src/main.c **** 
 2147              		.loc 1 170 3 view .LVU771
 2148 002c 9B69     		ldr	r3, [r3, #24]
 2149 002e 03F44043 		and	r3, r3, #49152
 2150 0032 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 2151              		.loc 1 170 3 view .LVU772
 2152 0034 264B     		ldr	r3, .L140+4
 2153 0036 DA6A     		ldr	r2, [r3, #44]
 2154 0038 42F00102 		orr	r2, r2, #1
 2155 003c DA62     		str	r2, [r3, #44]
 170:Core/Src/main.c **** 
 2156              		.loc 1 170 3 view .LVU773
 2157 003e DB6A     		ldr	r3, [r3, #44]
 2158 0040 03F00103 		and	r3, r3, #1
 2159 0044 0093     		str	r3, [sp]
 170:Core/Src/main.c **** 
 2160              		.loc 1 170 3 view .LVU774
 2161 0046 009B     		ldr	r3, [sp]
 2162              	.LBE59:
 170:Core/Src/main.c **** 
 2163              		.loc 1 170 3 view .LVU775
 172:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 2164              		.loc 1 172 3 view .LVU776
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 71


 2165              	.L134:
 172:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 2166              		.loc 1 172 48 discriminator 1 view .LVU777
 172:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 2167              		.loc 1 172 8 discriminator 1 view .LVU778
 172:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 2168              		.loc 1 172 10 is_stmt 0 discriminator 1 view .LVU779
 2169 0048 204B     		ldr	r3, .L140
 2170 004a 9B69     		ldr	r3, [r3, #24]
 172:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 2171              		.loc 1 172 8 discriminator 1 view .LVU780
 2172 004c 13F4005F 		tst	r3, #8192
 2173 0050 FAD0     		beq	.L134
 175:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 2174              		.loc 1 175 3 is_stmt 1 view .LVU781
 2175 0052 204A     		ldr	r2, .L140+8
 2176 0054 936A     		ldr	r3, [r2, #40]
 2177 0056 23F00303 		bic	r3, r3, #3
 2178 005a 43F00103 		orr	r3, r3, #1
 2179 005e 9362     		str	r3, [r2, #40]
 179:Core/Src/main.c ****   RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 2180              		.loc 1 179 3 view .LVU782
 179:Core/Src/main.c ****   RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 2181              		.loc 1 179 36 is_stmt 0 view .LVU783
 2182 0060 1023     		movs	r3, #16
 2183 0062 0993     		str	r3, [sp, #36]
 180:Core/Src/main.c ****   RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 2184              		.loc 1 180 3 is_stmt 1 view .LVU784
 180:Core/Src/main.c ****   RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 2185              		.loc 1 180 30 is_stmt 0 view .LVU785
 2186 0064 8023     		movs	r3, #128
 2187 0066 1093     		str	r3, [sp, #64]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2188              		.loc 1 181 3 is_stmt 1 view .LVU786
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2189              		.loc 1 181 41 is_stmt 0 view .LVU787
 2190 0068 2023     		movs	r3, #32
 2191 006a 1193     		str	r3, [sp, #68]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 2192              		.loc 1 182 3 is_stmt 1 view .LVU788
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 2193              		.loc 1 182 34 is_stmt 0 view .LVU789
 2194 006c 0223     		movs	r3, #2
 2195 006e 1293     		str	r3, [sp, #72]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2196              		.loc 1 183 3 is_stmt 1 view .LVU790
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 2197              		.loc 1 183 35 is_stmt 0 view .LVU791
 2198 0070 0122     		movs	r2, #1
 2199 0072 1392     		str	r2, [sp, #76]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 240;
 2200              		.loc 1 184 3 is_stmt 1 view .LVU792
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 240;
 2201              		.loc 1 184 30 is_stmt 0 view .LVU793
 2202 0074 1492     		str	r2, [sp, #80]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2203              		.loc 1 185 3 is_stmt 1 view .LVU794
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 72


 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2204              		.loc 1 185 30 is_stmt 0 view .LVU795
 2205 0076 F022     		movs	r2, #240
 2206 0078 1592     		str	r2, [sp, #84]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 2207              		.loc 1 186 3 is_stmt 1 view .LVU796
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 2208              		.loc 1 186 30 is_stmt 0 view .LVU797
 2209 007a 1693     		str	r3, [sp, #88]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2210              		.loc 1 187 3 is_stmt 1 view .LVU798
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2211              		.loc 1 187 30 is_stmt 0 view .LVU799
 2212 007c 1793     		str	r3, [sp, #92]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 2213              		.loc 1 188 3 is_stmt 1 view .LVU800
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 2214              		.loc 1 188 30 is_stmt 0 view .LVU801
 2215 007e 1893     		str	r3, [sp, #96]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 2216              		.loc 1 189 3 is_stmt 1 view .LVU802
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 2217              		.loc 1 189 32 is_stmt 0 view .LVU803
 2218 0080 0823     		movs	r3, #8
 2219 0082 1993     		str	r3, [sp, #100]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 2220              		.loc 1 190 3 is_stmt 1 view .LVU804
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 2221              		.loc 1 190 35 is_stmt 0 view .LVU805
 2222 0084 0023     		movs	r3, #0
 2223 0086 1A93     		str	r3, [sp, #104]
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2224              		.loc 1 191 3 is_stmt 1 view .LVU806
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2225              		.loc 1 191 34 is_stmt 0 view .LVU807
 2226 0088 1B93     		str	r3, [sp, #108]
 192:Core/Src/main.c ****   {
 2227              		.loc 1 192 3 is_stmt 1 view .LVU808
 192:Core/Src/main.c ****   {
 2228              		.loc 1 192 7 is_stmt 0 view .LVU809
 2229 008a 09A8     		add	r0, sp, #36
 2230 008c FFF7FEFF 		bl	HAL_RCC_OscConfig
 2231              	.LVL106:
 192:Core/Src/main.c ****   {
 2232              		.loc 1 192 6 view .LVU810
 2233 0090 B8B9     		cbnz	r0, .L138
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2234              		.loc 1 198 3 is_stmt 1 view .LVU811
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2235              		.loc 1 198 31 is_stmt 0 view .LVU812
 2236 0092 3F23     		movs	r3, #63
 2237 0094 0193     		str	r3, [sp, #4]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2238              		.loc 1 201 3 is_stmt 1 view .LVU813
 201:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2239              		.loc 1 201 34 is_stmt 0 view .LVU814
 2240 0096 0323     		movs	r3, #3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 73


 2241 0098 0293     		str	r3, [sp, #8]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 2242              		.loc 1 202 3 is_stmt 1 view .LVU815
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 2243              		.loc 1 202 35 is_stmt 0 view .LVU816
 2244 009a 0023     		movs	r3, #0
 2245 009c 0393     		str	r3, [sp, #12]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 2246              		.loc 1 203 3 is_stmt 1 view .LVU817
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 2247              		.loc 1 203 35 is_stmt 0 view .LVU818
 2248 009e 0823     		movs	r3, #8
 2249 00a0 0493     		str	r3, [sp, #16]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2250              		.loc 1 204 3 is_stmt 1 view .LVU819
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2251              		.loc 1 204 36 is_stmt 0 view .LVU820
 2252 00a2 4023     		movs	r3, #64
 2253 00a4 0593     		str	r3, [sp, #20]
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2254              		.loc 1 205 3 is_stmt 1 view .LVU821
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 2255              		.loc 1 205 36 is_stmt 0 view .LVU822
 2256 00a6 0693     		str	r3, [sp, #24]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2257              		.loc 1 206 3 is_stmt 1 view .LVU823
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 2258              		.loc 1 206 36 is_stmt 0 view .LVU824
 2259 00a8 4FF48062 		mov	r2, #1024
 2260 00ac 0792     		str	r2, [sp, #28]
 207:Core/Src/main.c **** 
 2261              		.loc 1 207 3 is_stmt 1 view .LVU825
 207:Core/Src/main.c **** 
 2262              		.loc 1 207 36 is_stmt 0 view .LVU826
 2263 00ae 0893     		str	r3, [sp, #32]
 209:Core/Src/main.c ****   {
 2264              		.loc 1 209 3 is_stmt 1 view .LVU827
 209:Core/Src/main.c ****   {
 2265              		.loc 1 209 7 is_stmt 0 view .LVU828
 2266 00b0 0421     		movs	r1, #4
 2267 00b2 0DEB0100 		add	r0, sp, r1
 2268 00b6 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2269              	.LVL107:
 209:Core/Src/main.c ****   {
 2270              		.loc 1 209 6 view .LVU829
 2271 00ba 20B9     		cbnz	r0, .L139
 213:Core/Src/main.c **** 
 2272              		.loc 1 213 1 view .LVU830
 2273 00bc 1DB0     		add	sp, sp, #116
 2274              	.LCFI37:
 2275              		.cfi_remember_state
 2276              		.cfi_def_cfa_offset 4
 2277              		@ sp needed
 2278 00be 5DF804FB 		ldr	pc, [sp], #4
 2279              	.L138:
 2280              	.LCFI38:
 2281              		.cfi_restore_state
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 74


 194:Core/Src/main.c ****   }
 2282              		.loc 1 194 5 is_stmt 1 view .LVU831
 2283 00c2 FFF7FEFF 		bl	Error_Handler
 2284              	.LVL108:
 2285              	.L139:
 211:Core/Src/main.c ****   }
 2286              		.loc 1 211 5 view .LVU832
 2287 00c6 FFF7FEFF 		bl	Error_Handler
 2288              	.LVL109:
 2289              	.L141:
 2290 00ca 00BF     		.align	2
 2291              	.L140:
 2292 00cc 00480258 		.word	1476544512
 2293 00d0 00040058 		.word	1476396032
 2294 00d4 00440258 		.word	1476543488
 2295              		.cfi_endproc
 2296              	.LFE335:
 2298              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 2299              		.align	1
 2300              		.global	PeriphCommonClock_Config
 2301              		.syntax unified
 2302              		.thumb
 2303              		.thumb_func
 2305              	PeriphCommonClock_Config:
 2306              	.LFB336:
 220:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2307              		.loc 1 220 1 view -0
 2308              		.cfi_startproc
 2309              		@ args = 0, pretend = 0, frame = 192
 2310              		@ frame_needed = 0, uses_anonymous_args = 0
 2311 0000 00B5     		push	{lr}
 2312              	.LCFI39:
 2313              		.cfi_def_cfa_offset 4
 2314              		.cfi_offset 14, -4
 2315 0002 B1B0     		sub	sp, sp, #196
 2316              	.LCFI40:
 2317              		.cfi_def_cfa_offset 200
 221:Core/Src/main.c **** 
 2318              		.loc 1 221 3 view .LVU834
 221:Core/Src/main.c **** 
 2319              		.loc 1 221 28 is_stmt 0 view .LVU835
 2320 0004 BC22     		movs	r2, #188
 2321 0006 0021     		movs	r1, #0
 2322 0008 01A8     		add	r0, sp, #4
 2323 000a FFF7FEFF 		bl	memset
 2324              	.LVL110:
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 2325              		.loc 1 225 3 is_stmt 1 view .LVU836
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 1;
 2326              		.loc 1 225 44 is_stmt 0 view .LVU837
 2327 000e 4FF40023 		mov	r3, #524288
 2328 0012 0193     		str	r3, [sp, #4]
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 37;
 2329              		.loc 1 226 3 is_stmt 1 view .LVU838
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 37;
 2330              		.loc 1 226 34 is_stmt 0 view .LVU839
 2331 0014 0123     		movs	r3, #1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 75


 2332 0016 0293     		str	r3, [sp, #8]
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 2333              		.loc 1 227 3 is_stmt 1 view .LVU840
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 2334              		.loc 1 227 34 is_stmt 0 view .LVU841
 2335 0018 2523     		movs	r3, #37
 2336 001a 0393     		str	r3, [sp, #12]
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2337              		.loc 1 228 3 is_stmt 1 view .LVU842
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2338              		.loc 1 228 34 is_stmt 0 view .LVU843
 2339 001c 0223     		movs	r3, #2
 2340 001e 0493     		str	r3, [sp, #16]
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2341              		.loc 1 229 3 is_stmt 1 view .LVU844
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2342              		.loc 1 229 34 is_stmt 0 view .LVU845
 2343 0020 0593     		str	r3, [sp, #20]
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 2344              		.loc 1 230 3 is_stmt 1 view .LVU846
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 2345              		.loc 1 230 34 is_stmt 0 view .LVU847
 2346 0022 0693     		str	r3, [sp, #24]
 231:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 2347              		.loc 1 231 3 is_stmt 1 view .LVU848
 231:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 2348              		.loc 1 231 36 is_stmt 0 view .LVU849
 2349 0024 8023     		movs	r3, #128
 2350 0026 0793     		str	r3, [sp, #28]
 232:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 2351              		.loc 1 232 3 is_stmt 1 view .LVU850
 232:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 4096;
 2352              		.loc 1 232 39 is_stmt 0 view .LVU851
 2353 0028 2023     		movs	r3, #32
 2354 002a 0893     		str	r3, [sp, #32]
 233:Core/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 2355              		.loc 1 233 3 is_stmt 1 view .LVU852
 233:Core/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 2356              		.loc 1 233 38 is_stmt 0 view .LVU853
 2357 002c 4FF48053 		mov	r3, #4096
 2358 0030 0993     		str	r3, [sp, #36]
 234:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2359              		.loc 1 234 3 is_stmt 1 view .LVU854
 235:Core/Src/main.c ****   {
 2360              		.loc 1 235 3 view .LVU855
 235:Core/Src/main.c ****   {
 2361              		.loc 1 235 7 is_stmt 0 view .LVU856
 2362 0032 01A8     		add	r0, sp, #4
 2363 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2364              	.LVL111:
 235:Core/Src/main.c ****   {
 2365              		.loc 1 235 6 view .LVU857
 2366 0038 10B9     		cbnz	r0, .L145
 239:Core/Src/main.c **** 
 2367              		.loc 1 239 1 view .LVU858
 2368 003a 31B0     		add	sp, sp, #196
 2369              	.LCFI41:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 76


 2370              		.cfi_remember_state
 2371              		.cfi_def_cfa_offset 4
 2372              		@ sp needed
 2373 003c 5DF804FB 		ldr	pc, [sp], #4
 2374              	.L145:
 2375              	.LCFI42:
 2376              		.cfi_restore_state
 237:Core/Src/main.c ****   }
 2377              		.loc 1 237 5 is_stmt 1 view .LVU859
 2378 0040 FFF7FEFF 		bl	Error_Handler
 2379              	.LVL112:
 2380              		.cfi_endproc
 2381              	.LFE336:
 2383              		.section	.text.main,"ax",%progbits
 2384              		.align	1
 2385              		.global	main
 2386              		.syntax unified
 2387              		.thumb
 2388              		.thumb_func
 2390              	main:
 2391              	.LFB334:
  93:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 2392              		.loc 1 93 1 view -0
 2393              		.cfi_startproc
 2394              		@ Volatile: function does not return.
 2395              		@ args = 0, pretend = 0, frame = 0
 2396              		@ frame_needed = 0, uses_anonymous_args = 0
 2397 0000 08B5     		push	{r3, lr}
 2398              	.LCFI43:
 2399              		.cfi_def_cfa_offset 8
 2400              		.cfi_offset 3, -8
 2401              		.cfi_offset 14, -4
  99:Core/Src/main.c **** 
 2402              		.loc 1 99 5 view .LVU861
 2403              	.LBB60:
 2404              	.LBI60:
 2405              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
   1:Drivers/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Drivers/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm7.h ****  * @version  V5.1.1
   5:Drivers/CMSIS/Include/core_cm7.h ****  * @date     28. March 2019
   6:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm7.h **** /*
   8:Drivers/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm7.h ****  *
  10:Drivers/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm7.h ****  *
  12:Drivers/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm7.h ****  *
  16:Drivers/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm7.h ****  *
  18:Drivers/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 77


  21:Drivers/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm7.h ****  */
  24:Drivers/CMSIS/Include/core_cm7.h **** 
  25:Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm7.h **** #endif
  30:Drivers/CMSIS/Include/core_cm7.h **** 
  31:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm7.h **** 
  34:Drivers/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm7.h **** 
  36:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm7.h **** #endif
  39:Drivers/CMSIS/Include/core_cm7.h **** 
  40:Drivers/CMSIS/Include/core_cm7.h **** /**
  41:Drivers/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm7.h **** 
  44:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm7.h **** 
  47:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm7.h **** 
  50:Drivers/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm7.h ****  */
  53:Drivers/CMSIS/Include/core_cm7.h **** 
  54:Drivers/CMSIS/Include/core_cm7.h **** 
  55:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm7.h **** /**
  59:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Drivers/CMSIS/Include/core_cm7.h ****   @{
  61:Drivers/CMSIS/Include/core_cm7.h ****  */
  62:Drivers/CMSIS/Include/core_cm7.h **** 
  63:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm7.h **** 
  65:Drivers/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Drivers/CMSIS/Include/core_cm7.h **** 
  71:Drivers/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm7.h **** 
  73:Drivers/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm7.h **** */
  76:Drivers/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 78


  78:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm7.h ****     #else
  81:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm7.h ****   #else
  85:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm7.h **** 
  88:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm7.h ****     #else
  93:Drivers/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm7.h ****   #else
  97:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm7.h **** 
 100:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm7.h ****     #else
 105:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm7.h ****   #else
 109:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm7.h **** 
 112:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm7.h ****     #else
 117:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm7.h ****   #else
 121:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm7.h **** 
 124:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm7.h ****     #else
 129:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm7.h ****   #else
 133:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 79


 135:Drivers/CMSIS/Include/core_cm7.h **** 
 136:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm7.h ****     #else
 141:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm7.h ****   #else
 145:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm7.h **** 
 148:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm7.h ****     #else
 153:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm7.h ****   #else
 157:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm7.h **** 
 160:Drivers/CMSIS/Include/core_cm7.h **** #endif
 161:Drivers/CMSIS/Include/core_cm7.h **** 
 162:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm7.h **** 
 164:Drivers/CMSIS/Include/core_cm7.h **** 
 165:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm7.h **** }
 167:Drivers/CMSIS/Include/core_cm7.h **** #endif
 168:Drivers/CMSIS/Include/core_cm7.h **** 
 169:Drivers/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm7.h **** 
 171:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm7.h **** 
 173:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm7.h **** 
 176:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm7.h **** #endif
 179:Drivers/CMSIS/Include/core_cm7.h **** 
 180:Drivers/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Drivers/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm7.h **** 
 187:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 80


 192:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm7.h **** 
 197:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Drivers/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm7.h **** 
 202:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Drivers/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm7.h **** 
 207:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Drivers/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm7.h **** 
 212:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Drivers/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 216:Drivers/CMSIS/Include/core_cm7.h **** 
 217:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Drivers/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 221:Drivers/CMSIS/Include/core_cm7.h **** #endif
 222:Drivers/CMSIS/Include/core_cm7.h **** 
 223:Drivers/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Drivers/CMSIS/Include/core_cm7.h **** /**
 225:Drivers/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Drivers/CMSIS/Include/core_cm7.h **** 
 227:Drivers/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Drivers/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Drivers/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Drivers/CMSIS/Include/core_cm7.h **** */
 231:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Drivers/CMSIS/Include/core_cm7.h **** #else
 234:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Drivers/CMSIS/Include/core_cm7.h **** #endif
 236:Drivers/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Drivers/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Drivers/CMSIS/Include/core_cm7.h **** 
 239:Drivers/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Drivers/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Drivers/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Drivers/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Drivers/CMSIS/Include/core_cm7.h **** 
 244:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Drivers/CMSIS/Include/core_cm7.h **** 
 246:Drivers/CMSIS/Include/core_cm7.h **** 
 247:Drivers/CMSIS/Include/core_cm7.h **** 
 248:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 81


 249:Drivers/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Drivers/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:Drivers/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Drivers/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Drivers/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Drivers/CMSIS/Include/core_cm7.h **** /**
 260:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Drivers/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Drivers/CMSIS/Include/core_cm7.h **** */
 263:Drivers/CMSIS/Include/core_cm7.h **** 
 264:Drivers/CMSIS/Include/core_cm7.h **** /**
 265:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Drivers/CMSIS/Include/core_cm7.h ****   @{
 269:Drivers/CMSIS/Include/core_cm7.h ****  */
 270:Drivers/CMSIS/Include/core_cm7.h **** 
 271:Drivers/CMSIS/Include/core_cm7.h **** /**
 272:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Drivers/CMSIS/Include/core_cm7.h ****  */
 274:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 275:Drivers/CMSIS/Include/core_cm7.h **** {
 276:Drivers/CMSIS/Include/core_cm7.h ****   struct
 277:Drivers/CMSIS/Include/core_cm7.h ****   {
 278:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Drivers/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Drivers/CMSIS/Include/core_cm7.h **** 
 290:Drivers/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Drivers/CMSIS/Include/core_cm7.h **** 
 294:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Drivers/CMSIS/Include/core_cm7.h **** 
 297:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Drivers/CMSIS/Include/core_cm7.h **** 
 300:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Drivers/CMSIS/Include/core_cm7.h **** 
 303:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 82


 306:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Drivers/CMSIS/Include/core_cm7.h **** 
 309:Drivers/CMSIS/Include/core_cm7.h **** 
 310:Drivers/CMSIS/Include/core_cm7.h **** /**
 311:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Drivers/CMSIS/Include/core_cm7.h ****  */
 313:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 314:Drivers/CMSIS/Include/core_cm7.h **** {
 315:Drivers/CMSIS/Include/core_cm7.h ****   struct
 316:Drivers/CMSIS/Include/core_cm7.h ****   {
 317:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Drivers/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Drivers/CMSIS/Include/core_cm7.h **** 
 323:Drivers/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:Drivers/CMSIS/Include/core_cm7.h **** 
 327:Drivers/CMSIS/Include/core_cm7.h **** 
 328:Drivers/CMSIS/Include/core_cm7.h **** /**
 329:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Drivers/CMSIS/Include/core_cm7.h ****  */
 331:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 332:Drivers/CMSIS/Include/core_cm7.h **** {
 333:Drivers/CMSIS/Include/core_cm7.h ****   struct
 334:Drivers/CMSIS/Include/core_cm7.h ****   {
 335:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Drivers/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Drivers/CMSIS/Include/core_cm7.h **** 
 351:Drivers/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm7.h **** 
 355:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm7.h **** 
 358:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm7.h **** 
 361:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 83


 363:Drivers/CMSIS/Include/core_cm7.h **** 
 364:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm7.h **** 
 367:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm7.h **** 
 370:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm7.h **** 
 373:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm7.h **** 
 376:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm7.h **** 
 379:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Drivers/CMSIS/Include/core_cm7.h **** 
 382:Drivers/CMSIS/Include/core_cm7.h **** 
 383:Drivers/CMSIS/Include/core_cm7.h **** /**
 384:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Drivers/CMSIS/Include/core_cm7.h ****  */
 386:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 387:Drivers/CMSIS/Include/core_cm7.h **** {
 388:Drivers/CMSIS/Include/core_cm7.h ****   struct
 389:Drivers/CMSIS/Include/core_cm7.h ****   {
 390:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Drivers/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Drivers/CMSIS/Include/core_cm7.h **** 
 398:Drivers/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Drivers/CMSIS/Include/core_cm7.h **** 
 402:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Drivers/CMSIS/Include/core_cm7.h **** 
 405:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Drivers/CMSIS/Include/core_cm7.h **** 
 408:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Drivers/CMSIS/Include/core_cm7.h **** 
 410:Drivers/CMSIS/Include/core_cm7.h **** 
 411:Drivers/CMSIS/Include/core_cm7.h **** /**
 412:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Drivers/CMSIS/Include/core_cm7.h ****   @{
 416:Drivers/CMSIS/Include/core_cm7.h ****  */
 417:Drivers/CMSIS/Include/core_cm7.h **** 
 418:Drivers/CMSIS/Include/core_cm7.h **** /**
 419:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 84


 420:Drivers/CMSIS/Include/core_cm7.h ****  */
 421:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 422:Drivers/CMSIS/Include/core_cm7.h **** {
 423:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[24U];
 427:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Drivers/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Drivers/CMSIS/Include/core_cm7.h **** 
 438:Drivers/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Drivers/CMSIS/Include/core_cm7.h **** 
 442:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Drivers/CMSIS/Include/core_cm7.h **** 
 444:Drivers/CMSIS/Include/core_cm7.h **** 
 445:Drivers/CMSIS/Include/core_cm7.h **** /**
 446:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Drivers/CMSIS/Include/core_cm7.h ****   @{
 450:Drivers/CMSIS/Include/core_cm7.h ****  */
 451:Drivers/CMSIS/Include/core_cm7.h **** 
 452:Drivers/CMSIS/Include/core_cm7.h **** /**
 453:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Drivers/CMSIS/Include/core_cm7.h ****  */
 455:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 456:Drivers/CMSIS/Include/core_cm7.h **** {
 457:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 85


 477:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:Drivers/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Drivers/CMSIS/Include/core_cm7.h **** 
 509:Drivers/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm7.h **** 
 513:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm7.h **** 
 516:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm7.h **** 
 519:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm7.h **** 
 522:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm7.h **** 
 525:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm7.h **** 
 529:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm7.h **** 
 532:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 86


 534:Drivers/CMSIS/Include/core_cm7.h **** 
 535:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm7.h **** 
 538:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm7.h **** 
 541:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm7.h **** 
 544:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm7.h **** 
 547:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm7.h **** 
 550:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm7.h **** 
 553:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm7.h **** 
 556:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm7.h **** 
 560:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm7.h **** 
 564:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm7.h **** 
 567:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm7.h **** 
 570:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm7.h **** 
 573:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm7.h **** 
 576:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm7.h **** 
 579:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm7.h **** 
 582:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm7.h **** 
 586:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm7.h **** 
 589:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 87


 591:Drivers/CMSIS/Include/core_cm7.h **** 
 592:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm7.h **** 
 596:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm7.h **** 
 599:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm7.h **** 
 602:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm7.h **** 
 605:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm7.h **** 
 608:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm7.h **** 
 611:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm7.h **** 
 614:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm7.h **** 
 617:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm7.h **** 
 620:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm7.h **** 
 624:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm7.h **** 
 627:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm7.h **** 
 630:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm7.h **** 
 633:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm7.h **** 
 636:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm7.h **** 
 639:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm7.h **** 
 642:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm7.h **** 
 645:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 88


 648:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm7.h **** 
 651:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm7.h **** 
 654:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm7.h **** 
 657:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm7.h **** 
 660:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm7.h **** 
 663:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm7.h **** 
 667:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm7.h **** 
 670:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm7.h **** 
 673:Drivers/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm7.h **** 
 677:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm7.h **** 
 680:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm7.h **** 
 683:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm7.h **** 
 686:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm7.h **** 
 689:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm7.h **** 
 692:Drivers/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm7.h **** 
 696:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm7.h **** 
 699:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm7.h **** 
 702:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 89


 705:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm7.h **** 
 708:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm7.h **** 
 711:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Drivers/CMSIS/Include/core_cm7.h **** 
 714:Drivers/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Drivers/CMSIS/Include/core_cm7.h **** 
 718:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Drivers/CMSIS/Include/core_cm7.h **** 
 721:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Drivers/CMSIS/Include/core_cm7.h **** 
 724:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Drivers/CMSIS/Include/core_cm7.h **** 
 727:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Drivers/CMSIS/Include/core_cm7.h **** 
 730:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:Drivers/CMSIS/Include/core_cm7.h **** 
 733:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Drivers/CMSIS/Include/core_cm7.h **** 
 737:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Drivers/CMSIS/Include/core_cm7.h **** 
 740:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Drivers/CMSIS/Include/core_cm7.h **** 
 743:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Drivers/CMSIS/Include/core_cm7.h **** 
 747:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Drivers/CMSIS/Include/core_cm7.h **** 
 750:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Drivers/CMSIS/Include/core_cm7.h **** 
 753:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Drivers/CMSIS/Include/core_cm7.h **** 
 756:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Drivers/CMSIS/Include/core_cm7.h **** 
 759:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 90


 762:Drivers/CMSIS/Include/core_cm7.h **** 
 763:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Drivers/CMSIS/Include/core_cm7.h **** 
 766:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Drivers/CMSIS/Include/core_cm7.h **** 
 770:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Drivers/CMSIS/Include/core_cm7.h **** 
 773:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Drivers/CMSIS/Include/core_cm7.h **** 
 776:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Drivers/CMSIS/Include/core_cm7.h **** 
 779:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Drivers/CMSIS/Include/core_cm7.h **** 
 782:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Drivers/CMSIS/Include/core_cm7.h **** 
 786:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Drivers/CMSIS/Include/core_cm7.h **** 
 789:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Drivers/CMSIS/Include/core_cm7.h **** 
 792:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Drivers/CMSIS/Include/core_cm7.h **** 
 795:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Drivers/CMSIS/Include/core_cm7.h **** 
 798:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Drivers/CMSIS/Include/core_cm7.h **** 
 801:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Drivers/CMSIS/Include/core_cm7.h **** 
 804:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Drivers/CMSIS/Include/core_cm7.h **** 
 808:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Drivers/CMSIS/Include/core_cm7.h **** 
 811:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Drivers/CMSIS/Include/core_cm7.h **** 
 815:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 91


 819:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Drivers/CMSIS/Include/core_cm7.h **** 
 822:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Drivers/CMSIS/Include/core_cm7.h **** 
 826:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Drivers/CMSIS/Include/core_cm7.h **** 
 829:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Drivers/CMSIS/Include/core_cm7.h **** 
 833:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Drivers/CMSIS/Include/core_cm7.h **** 
 836:Drivers/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:Drivers/CMSIS/Include/core_cm7.h **** 
 840:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Drivers/CMSIS/Include/core_cm7.h **** 
 843:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Drivers/CMSIS/Include/core_cm7.h **** 
 846:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Drivers/CMSIS/Include/core_cm7.h **** 
 849:Drivers/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Drivers/CMSIS/Include/core_cm7.h **** 
 853:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Drivers/CMSIS/Include/core_cm7.h **** 
 856:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Drivers/CMSIS/Include/core_cm7.h **** 
 859:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Drivers/CMSIS/Include/core_cm7.h **** 
 862:Drivers/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Drivers/CMSIS/Include/core_cm7.h **** 
 866:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Drivers/CMSIS/Include/core_cm7.h **** 
 869:Drivers/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Drivers/CMSIS/Include/core_cm7.h **** 
 873:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 92


 876:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Drivers/CMSIS/Include/core_cm7.h **** 
 879:Drivers/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Drivers/CMSIS/Include/core_cm7.h **** 
 883:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Drivers/CMSIS/Include/core_cm7.h **** 
 886:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Drivers/CMSIS/Include/core_cm7.h **** 
 889:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Drivers/CMSIS/Include/core_cm7.h **** 
 893:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Drivers/CMSIS/Include/core_cm7.h **** 
 896:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Drivers/CMSIS/Include/core_cm7.h **** 
 899:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Drivers/CMSIS/Include/core_cm7.h **** 
 902:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Drivers/CMSIS/Include/core_cm7.h **** 
 905:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Drivers/CMSIS/Include/core_cm7.h **** 
 908:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Drivers/CMSIS/Include/core_cm7.h **** 
 910:Drivers/CMSIS/Include/core_cm7.h **** 
 911:Drivers/CMSIS/Include/core_cm7.h **** /**
 912:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Drivers/CMSIS/Include/core_cm7.h ****   @{
 916:Drivers/CMSIS/Include/core_cm7.h ****  */
 917:Drivers/CMSIS/Include/core_cm7.h **** 
 918:Drivers/CMSIS/Include/core_cm7.h **** /**
 919:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Drivers/CMSIS/Include/core_cm7.h ****  */
 921:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 922:Drivers/CMSIS/Include/core_cm7.h **** {
 923:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Drivers/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Drivers/CMSIS/Include/core_cm7.h **** 
 928:Drivers/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Drivers/CMSIS/Include/core_cm7.h **** 
 932:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 93


 933:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
 934:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
 935:Drivers/CMSIS/Include/core_cm7.h **** 
 936:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
 937:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
 938:Drivers/CMSIS/Include/core_cm7.h **** 
 939:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
 940:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
 941:Drivers/CMSIS/Include/core_cm7.h **** 
 942:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
 943:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
 944:Drivers/CMSIS/Include/core_cm7.h **** 
 945:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
 946:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
 947:Drivers/CMSIS/Include/core_cm7.h **** 
 948:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
 949:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
 950:Drivers/CMSIS/Include/core_cm7.h **** 
 951:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 952:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 953:Drivers/CMSIS/Include/core_cm7.h **** 
 954:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 955:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 956:Drivers/CMSIS/Include/core_cm7.h **** 
 957:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 958:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 959:Drivers/CMSIS/Include/core_cm7.h **** 
 960:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 961:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 962:Drivers/CMSIS/Include/core_cm7.h **** 
 963:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 964:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 965:Drivers/CMSIS/Include/core_cm7.h **** 
 966:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 967:Drivers/CMSIS/Include/core_cm7.h **** 
 968:Drivers/CMSIS/Include/core_cm7.h **** 
 969:Drivers/CMSIS/Include/core_cm7.h **** /**
 970:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 971:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 972:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 973:Drivers/CMSIS/Include/core_cm7.h ****   @{
 974:Drivers/CMSIS/Include/core_cm7.h ****  */
 975:Drivers/CMSIS/Include/core_cm7.h **** 
 976:Drivers/CMSIS/Include/core_cm7.h **** /**
 977:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 978:Drivers/CMSIS/Include/core_cm7.h ****  */
 979:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 980:Drivers/CMSIS/Include/core_cm7.h **** {
 981:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 982:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 983:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 984:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 985:Drivers/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 986:Drivers/CMSIS/Include/core_cm7.h **** 
 987:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 988:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 989:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 94


 990:Drivers/CMSIS/Include/core_cm7.h **** 
 991:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 992:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 993:Drivers/CMSIS/Include/core_cm7.h **** 
 994:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 995:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 996:Drivers/CMSIS/Include/core_cm7.h **** 
 997:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 998:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 999:Drivers/CMSIS/Include/core_cm7.h **** 
1000:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
1001:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1002:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1003:Drivers/CMSIS/Include/core_cm7.h **** 
1004:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
1005:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1006:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1007:Drivers/CMSIS/Include/core_cm7.h **** 
1008:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
1009:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1010:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1011:Drivers/CMSIS/Include/core_cm7.h **** 
1012:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1013:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1014:Drivers/CMSIS/Include/core_cm7.h **** 
1015:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1016:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1017:Drivers/CMSIS/Include/core_cm7.h **** 
1018:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1019:Drivers/CMSIS/Include/core_cm7.h **** 
1020:Drivers/CMSIS/Include/core_cm7.h **** 
1021:Drivers/CMSIS/Include/core_cm7.h **** /**
1022:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1023:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1024:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1025:Drivers/CMSIS/Include/core_cm7.h ****   @{
1026:Drivers/CMSIS/Include/core_cm7.h ****  */
1027:Drivers/CMSIS/Include/core_cm7.h **** 
1028:Drivers/CMSIS/Include/core_cm7.h **** /**
1029:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1030:Drivers/CMSIS/Include/core_cm7.h ****  */
1031:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1032:Drivers/CMSIS/Include/core_cm7.h **** {
1033:Drivers/CMSIS/Include/core_cm7.h ****   __OM  union
1034:Drivers/CMSIS/Include/core_cm7.h ****   {
1035:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1036:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1037:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1038:Drivers/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1039:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1040:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1041:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1042:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1043:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1044:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1045:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[32U];
1046:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 95


1047:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1048:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1049:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1050:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1051:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1052:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1053:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1054:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1055:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1056:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1057:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1058:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1059:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1060:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1061:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1062:Drivers/CMSIS/Include/core_cm7.h **** } ITM_Type;
1063:Drivers/CMSIS/Include/core_cm7.h **** 
1064:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1065:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1066:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1067:Drivers/CMSIS/Include/core_cm7.h **** 
1068:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1069:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1070:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1071:Drivers/CMSIS/Include/core_cm7.h **** 
1072:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1073:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1074:Drivers/CMSIS/Include/core_cm7.h **** 
1075:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1076:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1077:Drivers/CMSIS/Include/core_cm7.h **** 
1078:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1079:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1080:Drivers/CMSIS/Include/core_cm7.h **** 
1081:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1082:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1083:Drivers/CMSIS/Include/core_cm7.h **** 
1084:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1085:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1086:Drivers/CMSIS/Include/core_cm7.h **** 
1087:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1088:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1089:Drivers/CMSIS/Include/core_cm7.h **** 
1090:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1091:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1092:Drivers/CMSIS/Include/core_cm7.h **** 
1093:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1094:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1095:Drivers/CMSIS/Include/core_cm7.h **** 
1096:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1097:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1098:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1099:Drivers/CMSIS/Include/core_cm7.h **** 
1100:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1101:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1102:Drivers/CMSIS/Include/core_cm7.h **** 
1103:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 96


1104:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1105:Drivers/CMSIS/Include/core_cm7.h **** 
1106:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1107:Drivers/CMSIS/Include/core_cm7.h **** 
1108:Drivers/CMSIS/Include/core_cm7.h **** 
1109:Drivers/CMSIS/Include/core_cm7.h **** /**
1110:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1111:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1112:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1113:Drivers/CMSIS/Include/core_cm7.h ****   @{
1114:Drivers/CMSIS/Include/core_cm7.h ****  */
1115:Drivers/CMSIS/Include/core_cm7.h **** 
1116:Drivers/CMSIS/Include/core_cm7.h **** /**
1117:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1118:Drivers/CMSIS/Include/core_cm7.h ****  */
1119:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1120:Drivers/CMSIS/Include/core_cm7.h **** {
1121:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1122:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1123:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1124:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1125:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1126:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1127:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1128:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1129:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1130:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1131:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1132:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1133:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1134:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1135:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1136:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1137:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1138:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1139:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1140:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1141:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1142:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1143:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1144:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1145:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1146:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1147:Drivers/CMSIS/Include/core_cm7.h **** } DWT_Type;
1148:Drivers/CMSIS/Include/core_cm7.h **** 
1149:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1150:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1151:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1152:Drivers/CMSIS/Include/core_cm7.h **** 
1153:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1154:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1155:Drivers/CMSIS/Include/core_cm7.h **** 
1156:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1157:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1158:Drivers/CMSIS/Include/core_cm7.h **** 
1159:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1160:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 97


1161:Drivers/CMSIS/Include/core_cm7.h **** 
1162:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1163:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1164:Drivers/CMSIS/Include/core_cm7.h **** 
1165:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1166:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1167:Drivers/CMSIS/Include/core_cm7.h **** 
1168:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1169:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1170:Drivers/CMSIS/Include/core_cm7.h **** 
1171:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1172:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1173:Drivers/CMSIS/Include/core_cm7.h **** 
1174:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1175:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1176:Drivers/CMSIS/Include/core_cm7.h **** 
1177:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1178:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1179:Drivers/CMSIS/Include/core_cm7.h **** 
1180:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1181:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1182:Drivers/CMSIS/Include/core_cm7.h **** 
1183:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1184:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1185:Drivers/CMSIS/Include/core_cm7.h **** 
1186:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1187:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1188:Drivers/CMSIS/Include/core_cm7.h **** 
1189:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1190:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1191:Drivers/CMSIS/Include/core_cm7.h **** 
1192:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1193:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1194:Drivers/CMSIS/Include/core_cm7.h **** 
1195:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1196:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1197:Drivers/CMSIS/Include/core_cm7.h **** 
1198:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1199:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1200:Drivers/CMSIS/Include/core_cm7.h **** 
1201:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1202:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1203:Drivers/CMSIS/Include/core_cm7.h **** 
1204:Drivers/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1205:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1206:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1207:Drivers/CMSIS/Include/core_cm7.h **** 
1208:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1209:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1210:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1211:Drivers/CMSIS/Include/core_cm7.h **** 
1212:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1213:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1214:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1215:Drivers/CMSIS/Include/core_cm7.h **** 
1216:Drivers/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1217:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 98


1218:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1219:Drivers/CMSIS/Include/core_cm7.h **** 
1220:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1221:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1222:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1223:Drivers/CMSIS/Include/core_cm7.h **** 
1224:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1225:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1226:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1227:Drivers/CMSIS/Include/core_cm7.h **** 
1228:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1229:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1230:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1231:Drivers/CMSIS/Include/core_cm7.h **** 
1232:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1233:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1234:Drivers/CMSIS/Include/core_cm7.h **** 
1235:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1236:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1237:Drivers/CMSIS/Include/core_cm7.h **** 
1238:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1239:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1240:Drivers/CMSIS/Include/core_cm7.h **** 
1241:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1242:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1243:Drivers/CMSIS/Include/core_cm7.h **** 
1244:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1245:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1246:Drivers/CMSIS/Include/core_cm7.h **** 
1247:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1248:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1249:Drivers/CMSIS/Include/core_cm7.h **** 
1250:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1251:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1252:Drivers/CMSIS/Include/core_cm7.h **** 
1253:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1254:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1255:Drivers/CMSIS/Include/core_cm7.h **** 
1256:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1257:Drivers/CMSIS/Include/core_cm7.h **** 
1258:Drivers/CMSIS/Include/core_cm7.h **** 
1259:Drivers/CMSIS/Include/core_cm7.h **** /**
1260:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1261:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1262:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1263:Drivers/CMSIS/Include/core_cm7.h ****   @{
1264:Drivers/CMSIS/Include/core_cm7.h ****  */
1265:Drivers/CMSIS/Include/core_cm7.h **** 
1266:Drivers/CMSIS/Include/core_cm7.h **** /**
1267:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1268:Drivers/CMSIS/Include/core_cm7.h ****  */
1269:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1270:Drivers/CMSIS/Include/core_cm7.h **** {
1271:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1272:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1273:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1274:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 99


1275:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1276:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1277:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1278:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1279:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1280:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1281:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1282:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1283:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1284:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1285:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1286:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1287:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1288:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1289:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1290:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1291:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1292:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1293:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1294:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1295:Drivers/CMSIS/Include/core_cm7.h **** } TPI_Type;
1296:Drivers/CMSIS/Include/core_cm7.h **** 
1297:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1298:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1299:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1300:Drivers/CMSIS/Include/core_cm7.h **** 
1301:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1302:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1303:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1304:Drivers/CMSIS/Include/core_cm7.h **** 
1305:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1306:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1307:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1308:Drivers/CMSIS/Include/core_cm7.h **** 
1309:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1310:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1311:Drivers/CMSIS/Include/core_cm7.h **** 
1312:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1313:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1314:Drivers/CMSIS/Include/core_cm7.h **** 
1315:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1316:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1317:Drivers/CMSIS/Include/core_cm7.h **** 
1318:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1319:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1320:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1321:Drivers/CMSIS/Include/core_cm7.h **** 
1322:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1323:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1324:Drivers/CMSIS/Include/core_cm7.h **** 
1325:Drivers/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1326:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1327:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1328:Drivers/CMSIS/Include/core_cm7.h **** 
1329:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1330:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1331:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 100


1332:Drivers/CMSIS/Include/core_cm7.h **** 
1333:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1334:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1335:Drivers/CMSIS/Include/core_cm7.h **** 
1336:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1337:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1338:Drivers/CMSIS/Include/core_cm7.h **** 
1339:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1340:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1341:Drivers/CMSIS/Include/core_cm7.h **** 
1342:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1343:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1344:Drivers/CMSIS/Include/core_cm7.h **** 
1345:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1346:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1347:Drivers/CMSIS/Include/core_cm7.h **** 
1348:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1349:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1350:Drivers/CMSIS/Include/core_cm7.h **** 
1351:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1352:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1353:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1354:Drivers/CMSIS/Include/core_cm7.h **** 
1355:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1356:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1357:Drivers/CMSIS/Include/core_cm7.h **** 
1358:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1359:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1360:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1361:Drivers/CMSIS/Include/core_cm7.h **** 
1362:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1363:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1364:Drivers/CMSIS/Include/core_cm7.h **** 
1365:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1366:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1367:Drivers/CMSIS/Include/core_cm7.h **** 
1368:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1369:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1370:Drivers/CMSIS/Include/core_cm7.h **** 
1371:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1372:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1373:Drivers/CMSIS/Include/core_cm7.h **** 
1374:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1375:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1376:Drivers/CMSIS/Include/core_cm7.h **** 
1377:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1378:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1379:Drivers/CMSIS/Include/core_cm7.h **** 
1380:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1381:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1382:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1383:Drivers/CMSIS/Include/core_cm7.h **** 
1384:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1385:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1386:Drivers/CMSIS/Include/core_cm7.h **** 
1387:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1388:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 101


1389:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1390:Drivers/CMSIS/Include/core_cm7.h **** 
1391:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1392:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1393:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1394:Drivers/CMSIS/Include/core_cm7.h **** 
1395:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1396:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1397:Drivers/CMSIS/Include/core_cm7.h **** 
1398:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1399:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1400:Drivers/CMSIS/Include/core_cm7.h **** 
1401:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1402:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1403:Drivers/CMSIS/Include/core_cm7.h **** 
1404:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1405:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1406:Drivers/CMSIS/Include/core_cm7.h **** 
1407:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1408:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1409:Drivers/CMSIS/Include/core_cm7.h **** 
1410:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1411:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1412:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1413:Drivers/CMSIS/Include/core_cm7.h **** 
1414:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1415:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1416:Drivers/CMSIS/Include/core_cm7.h **** 
1417:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1418:Drivers/CMSIS/Include/core_cm7.h **** 
1419:Drivers/CMSIS/Include/core_cm7.h **** 
1420:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1421:Drivers/CMSIS/Include/core_cm7.h **** /**
1422:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1423:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1424:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1425:Drivers/CMSIS/Include/core_cm7.h ****   @{
1426:Drivers/CMSIS/Include/core_cm7.h ****  */
1427:Drivers/CMSIS/Include/core_cm7.h **** 
1428:Drivers/CMSIS/Include/core_cm7.h **** /**
1429:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1430:Drivers/CMSIS/Include/core_cm7.h ****  */
1431:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1432:Drivers/CMSIS/Include/core_cm7.h **** {
1433:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1434:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1435:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1436:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1437:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1438:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1439:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1440:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1441:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1442:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1443:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1444:Drivers/CMSIS/Include/core_cm7.h **** } MPU_Type;
1445:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 102


1446:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1447:Drivers/CMSIS/Include/core_cm7.h **** 
1448:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1449:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1450:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1451:Drivers/CMSIS/Include/core_cm7.h **** 
1452:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1453:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1454:Drivers/CMSIS/Include/core_cm7.h **** 
1455:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1456:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1457:Drivers/CMSIS/Include/core_cm7.h **** 
1458:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1459:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1460:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1461:Drivers/CMSIS/Include/core_cm7.h **** 
1462:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1463:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1464:Drivers/CMSIS/Include/core_cm7.h **** 
1465:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1466:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1467:Drivers/CMSIS/Include/core_cm7.h **** 
1468:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1469:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1470:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1471:Drivers/CMSIS/Include/core_cm7.h **** 
1472:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1473:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1474:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1475:Drivers/CMSIS/Include/core_cm7.h **** 
1476:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1477:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1478:Drivers/CMSIS/Include/core_cm7.h **** 
1479:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1480:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1481:Drivers/CMSIS/Include/core_cm7.h **** 
1482:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1483:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1484:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1485:Drivers/CMSIS/Include/core_cm7.h **** 
1486:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1487:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1488:Drivers/CMSIS/Include/core_cm7.h **** 
1489:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1490:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1491:Drivers/CMSIS/Include/core_cm7.h **** 
1492:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1493:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1494:Drivers/CMSIS/Include/core_cm7.h **** 
1495:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1496:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1497:Drivers/CMSIS/Include/core_cm7.h **** 
1498:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1499:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1500:Drivers/CMSIS/Include/core_cm7.h **** 
1501:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1502:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 103


1503:Drivers/CMSIS/Include/core_cm7.h **** 
1504:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1505:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1506:Drivers/CMSIS/Include/core_cm7.h **** 
1507:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1508:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1509:Drivers/CMSIS/Include/core_cm7.h **** 
1510:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1511:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1512:Drivers/CMSIS/Include/core_cm7.h **** 
1513:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1514:Drivers/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1515:Drivers/CMSIS/Include/core_cm7.h **** 
1516:Drivers/CMSIS/Include/core_cm7.h **** 
1517:Drivers/CMSIS/Include/core_cm7.h **** /**
1518:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1519:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1520:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1521:Drivers/CMSIS/Include/core_cm7.h ****   @{
1522:Drivers/CMSIS/Include/core_cm7.h ****  */
1523:Drivers/CMSIS/Include/core_cm7.h **** 
1524:Drivers/CMSIS/Include/core_cm7.h **** /**
1525:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1526:Drivers/CMSIS/Include/core_cm7.h ****  */
1527:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1528:Drivers/CMSIS/Include/core_cm7.h **** {
1529:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1530:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1531:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1532:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1533:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1534:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1535:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1536:Drivers/CMSIS/Include/core_cm7.h **** } FPU_Type;
1537:Drivers/CMSIS/Include/core_cm7.h **** 
1538:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1539:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1540:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1541:Drivers/CMSIS/Include/core_cm7.h **** 
1542:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1543:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1544:Drivers/CMSIS/Include/core_cm7.h **** 
1545:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1546:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1547:Drivers/CMSIS/Include/core_cm7.h **** 
1548:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1549:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1550:Drivers/CMSIS/Include/core_cm7.h **** 
1551:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1552:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1553:Drivers/CMSIS/Include/core_cm7.h **** 
1554:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1555:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1556:Drivers/CMSIS/Include/core_cm7.h **** 
1557:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1558:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1559:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 104


1560:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1561:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1562:Drivers/CMSIS/Include/core_cm7.h **** 
1563:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1564:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1565:Drivers/CMSIS/Include/core_cm7.h **** 
1566:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1567:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1568:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1569:Drivers/CMSIS/Include/core_cm7.h **** 
1570:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1571:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1572:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1573:Drivers/CMSIS/Include/core_cm7.h **** 
1574:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1575:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1576:Drivers/CMSIS/Include/core_cm7.h **** 
1577:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1578:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1579:Drivers/CMSIS/Include/core_cm7.h **** 
1580:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1581:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1582:Drivers/CMSIS/Include/core_cm7.h **** 
1583:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1584:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1585:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1586:Drivers/CMSIS/Include/core_cm7.h **** 
1587:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1588:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1589:Drivers/CMSIS/Include/core_cm7.h **** 
1590:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1591:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1592:Drivers/CMSIS/Include/core_cm7.h **** 
1593:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1594:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1595:Drivers/CMSIS/Include/core_cm7.h **** 
1596:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1597:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1598:Drivers/CMSIS/Include/core_cm7.h **** 
1599:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1600:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1601:Drivers/CMSIS/Include/core_cm7.h **** 
1602:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1603:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1604:Drivers/CMSIS/Include/core_cm7.h **** 
1605:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1606:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1607:Drivers/CMSIS/Include/core_cm7.h **** 
1608:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1609:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1610:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1611:Drivers/CMSIS/Include/core_cm7.h **** 
1612:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1613:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1614:Drivers/CMSIS/Include/core_cm7.h **** 
1615:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1616:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 105


1617:Drivers/CMSIS/Include/core_cm7.h **** 
1618:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1619:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1620:Drivers/CMSIS/Include/core_cm7.h **** 
1621:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1622:Drivers/CMSIS/Include/core_cm7.h **** 
1623:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1624:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1625:Drivers/CMSIS/Include/core_cm7.h **** 
1626:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1627:Drivers/CMSIS/Include/core_cm7.h **** 
1628:Drivers/CMSIS/Include/core_cm7.h **** 
1629:Drivers/CMSIS/Include/core_cm7.h **** /**
1630:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1631:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1632:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1633:Drivers/CMSIS/Include/core_cm7.h ****   @{
1634:Drivers/CMSIS/Include/core_cm7.h ****  */
1635:Drivers/CMSIS/Include/core_cm7.h **** 
1636:Drivers/CMSIS/Include/core_cm7.h **** /**
1637:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1638:Drivers/CMSIS/Include/core_cm7.h ****  */
1639:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1640:Drivers/CMSIS/Include/core_cm7.h **** {
1641:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1642:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1643:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1644:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1645:Drivers/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1646:Drivers/CMSIS/Include/core_cm7.h **** 
1647:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1648:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1649:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1650:Drivers/CMSIS/Include/core_cm7.h **** 
1651:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1652:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1653:Drivers/CMSIS/Include/core_cm7.h **** 
1654:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1655:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1656:Drivers/CMSIS/Include/core_cm7.h **** 
1657:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1658:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1659:Drivers/CMSIS/Include/core_cm7.h **** 
1660:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1661:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1662:Drivers/CMSIS/Include/core_cm7.h **** 
1663:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1664:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1665:Drivers/CMSIS/Include/core_cm7.h **** 
1666:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1667:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1668:Drivers/CMSIS/Include/core_cm7.h **** 
1669:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1670:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1671:Drivers/CMSIS/Include/core_cm7.h **** 
1672:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1673:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 106


1674:Drivers/CMSIS/Include/core_cm7.h **** 
1675:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1676:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1677:Drivers/CMSIS/Include/core_cm7.h **** 
1678:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1679:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1680:Drivers/CMSIS/Include/core_cm7.h **** 
1681:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1682:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1683:Drivers/CMSIS/Include/core_cm7.h **** 
1684:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1685:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1686:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1687:Drivers/CMSIS/Include/core_cm7.h **** 
1688:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1689:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1690:Drivers/CMSIS/Include/core_cm7.h **** 
1691:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1692:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1693:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1694:Drivers/CMSIS/Include/core_cm7.h **** 
1695:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1696:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1697:Drivers/CMSIS/Include/core_cm7.h **** 
1698:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1699:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1700:Drivers/CMSIS/Include/core_cm7.h **** 
1701:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1702:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1703:Drivers/CMSIS/Include/core_cm7.h **** 
1704:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1705:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1706:Drivers/CMSIS/Include/core_cm7.h **** 
1707:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1708:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1709:Drivers/CMSIS/Include/core_cm7.h **** 
1710:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1711:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1712:Drivers/CMSIS/Include/core_cm7.h **** 
1713:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1714:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1715:Drivers/CMSIS/Include/core_cm7.h **** 
1716:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1717:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1718:Drivers/CMSIS/Include/core_cm7.h **** 
1719:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1720:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1721:Drivers/CMSIS/Include/core_cm7.h **** 
1722:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1723:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1724:Drivers/CMSIS/Include/core_cm7.h **** 
1725:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1726:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1727:Drivers/CMSIS/Include/core_cm7.h **** 
1728:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1729:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1730:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 107


1731:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1732:Drivers/CMSIS/Include/core_cm7.h **** 
1733:Drivers/CMSIS/Include/core_cm7.h **** 
1734:Drivers/CMSIS/Include/core_cm7.h **** /**
1735:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1736:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1737:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1738:Drivers/CMSIS/Include/core_cm7.h ****   @{
1739:Drivers/CMSIS/Include/core_cm7.h ****  */
1740:Drivers/CMSIS/Include/core_cm7.h **** 
1741:Drivers/CMSIS/Include/core_cm7.h **** /**
1742:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1743:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1744:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1745:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1746:Drivers/CMSIS/Include/core_cm7.h **** */
1747:Drivers/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1748:Drivers/CMSIS/Include/core_cm7.h **** 
1749:Drivers/CMSIS/Include/core_cm7.h **** /**
1750:Drivers/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1751:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1752:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1753:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1754:Drivers/CMSIS/Include/core_cm7.h **** */
1755:Drivers/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1756:Drivers/CMSIS/Include/core_cm7.h **** 
1757:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1758:Drivers/CMSIS/Include/core_cm7.h **** 
1759:Drivers/CMSIS/Include/core_cm7.h **** 
1760:Drivers/CMSIS/Include/core_cm7.h **** /**
1761:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1762:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1763:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1764:Drivers/CMSIS/Include/core_cm7.h ****   @{
1765:Drivers/CMSIS/Include/core_cm7.h ****  */
1766:Drivers/CMSIS/Include/core_cm7.h **** 
1767:Drivers/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1768:Drivers/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1769:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1770:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1771:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1772:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1773:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1774:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1775:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1776:Drivers/CMSIS/Include/core_cm7.h **** 
1777:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1778:Drivers/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1779:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1780:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1781:Drivers/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1782:Drivers/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1783:Drivers/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1784:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1785:Drivers/CMSIS/Include/core_cm7.h **** 
1786:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1787:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 108


1788:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1789:Drivers/CMSIS/Include/core_cm7.h **** #endif
1790:Drivers/CMSIS/Include/core_cm7.h **** 
1791:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1792:Drivers/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1793:Drivers/CMSIS/Include/core_cm7.h **** 
1794:Drivers/CMSIS/Include/core_cm7.h **** /*@} */
1795:Drivers/CMSIS/Include/core_cm7.h **** 
1796:Drivers/CMSIS/Include/core_cm7.h **** 
1797:Drivers/CMSIS/Include/core_cm7.h **** 
1798:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1799:Drivers/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1800:Drivers/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1801:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1802:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1803:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1804:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1805:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1806:Drivers/CMSIS/Include/core_cm7.h **** /**
1807:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1808:Drivers/CMSIS/Include/core_cm7.h **** */
1809:Drivers/CMSIS/Include/core_cm7.h **** 
1810:Drivers/CMSIS/Include/core_cm7.h **** 
1811:Drivers/CMSIS/Include/core_cm7.h **** 
1812:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1813:Drivers/CMSIS/Include/core_cm7.h **** /**
1814:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1815:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1816:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1817:Drivers/CMSIS/Include/core_cm7.h ****   @{
1818:Drivers/CMSIS/Include/core_cm7.h ****  */
1819:Drivers/CMSIS/Include/core_cm7.h **** 
1820:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1821:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1822:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1823:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1824:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1825:Drivers/CMSIS/Include/core_cm7.h **** #else
1826:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1827:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1828:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1829:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1830:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1831:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1832:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1833:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1834:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1835:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1836:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1837:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1838:Drivers/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1839:Drivers/CMSIS/Include/core_cm7.h **** 
1840:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1841:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1842:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1843:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1844:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 109


1845:Drivers/CMSIS/Include/core_cm7.h **** #else
1846:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1847:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1848:Drivers/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1849:Drivers/CMSIS/Include/core_cm7.h **** 
1850:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1851:Drivers/CMSIS/Include/core_cm7.h **** 
1852:Drivers/CMSIS/Include/core_cm7.h **** 
1853:Drivers/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1854:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1855:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1856:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1857:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1858:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1859:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1860:Drivers/CMSIS/Include/core_cm7.h **** 
1861:Drivers/CMSIS/Include/core_cm7.h **** 
1862:Drivers/CMSIS/Include/core_cm7.h **** /**
1863:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1864:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1865:Drivers/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1866:Drivers/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1867:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1868:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1869:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1870:Drivers/CMSIS/Include/core_cm7.h ****  */
1871:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1872:Drivers/CMSIS/Include/core_cm7.h **** {
1873:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1874:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1875:Drivers/CMSIS/Include/core_cm7.h **** 
1876:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1877:Drivers/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1878:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1879:Drivers/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1880:Drivers/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1881:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1882:Drivers/CMSIS/Include/core_cm7.h **** }
1883:Drivers/CMSIS/Include/core_cm7.h **** 
1884:Drivers/CMSIS/Include/core_cm7.h **** 
1885:Drivers/CMSIS/Include/core_cm7.h **** /**
1886:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1887:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1888:Drivers/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1889:Drivers/CMSIS/Include/core_cm7.h ****  */
1890:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1891:Drivers/CMSIS/Include/core_cm7.h **** {
1892:Drivers/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1893:Drivers/CMSIS/Include/core_cm7.h **** }
1894:Drivers/CMSIS/Include/core_cm7.h **** 
1895:Drivers/CMSIS/Include/core_cm7.h **** 
1896:Drivers/CMSIS/Include/core_cm7.h **** /**
1897:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1898:Drivers/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1899:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1900:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1901:Drivers/CMSIS/Include/core_cm7.h ****  */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 110


1902:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1903:Drivers/CMSIS/Include/core_cm7.h **** {
1904:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1905:Drivers/CMSIS/Include/core_cm7.h ****   {
1906:Drivers/CMSIS/Include/core_cm7.h ****     __COMPILER_BARRIER();
1907:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1908:Drivers/CMSIS/Include/core_cm7.h ****     __COMPILER_BARRIER();
1909:Drivers/CMSIS/Include/core_cm7.h ****   }
1910:Drivers/CMSIS/Include/core_cm7.h **** }
1911:Drivers/CMSIS/Include/core_cm7.h **** 
1912:Drivers/CMSIS/Include/core_cm7.h **** 
1913:Drivers/CMSIS/Include/core_cm7.h **** /**
1914:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1915:Drivers/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1916:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1917:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1918:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1919:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1920:Drivers/CMSIS/Include/core_cm7.h ****  */
1921:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1922:Drivers/CMSIS/Include/core_cm7.h **** {
1923:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1924:Drivers/CMSIS/Include/core_cm7.h ****   {
1925:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1926:Drivers/CMSIS/Include/core_cm7.h ****   }
1927:Drivers/CMSIS/Include/core_cm7.h ****   else
1928:Drivers/CMSIS/Include/core_cm7.h ****   {
1929:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1930:Drivers/CMSIS/Include/core_cm7.h ****   }
1931:Drivers/CMSIS/Include/core_cm7.h **** }
1932:Drivers/CMSIS/Include/core_cm7.h **** 
1933:Drivers/CMSIS/Include/core_cm7.h **** 
1934:Drivers/CMSIS/Include/core_cm7.h **** /**
1935:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1936:Drivers/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1937:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1938:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1939:Drivers/CMSIS/Include/core_cm7.h ****  */
1940:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1941:Drivers/CMSIS/Include/core_cm7.h **** {
1942:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1943:Drivers/CMSIS/Include/core_cm7.h ****   {
1944:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1945:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
1946:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
1947:Drivers/CMSIS/Include/core_cm7.h ****   }
1948:Drivers/CMSIS/Include/core_cm7.h **** }
1949:Drivers/CMSIS/Include/core_cm7.h **** 
1950:Drivers/CMSIS/Include/core_cm7.h **** 
1951:Drivers/CMSIS/Include/core_cm7.h **** /**
1952:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1953:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1954:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1955:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1956:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1957:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1958:Drivers/CMSIS/Include/core_cm7.h ****  */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 111


1959:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1960:Drivers/CMSIS/Include/core_cm7.h **** {
1961:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1962:Drivers/CMSIS/Include/core_cm7.h ****   {
1963:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1964:Drivers/CMSIS/Include/core_cm7.h ****   }
1965:Drivers/CMSIS/Include/core_cm7.h ****   else
1966:Drivers/CMSIS/Include/core_cm7.h ****   {
1967:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1968:Drivers/CMSIS/Include/core_cm7.h ****   }
1969:Drivers/CMSIS/Include/core_cm7.h **** }
1970:Drivers/CMSIS/Include/core_cm7.h **** 
1971:Drivers/CMSIS/Include/core_cm7.h **** 
1972:Drivers/CMSIS/Include/core_cm7.h **** /**
1973:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1974:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1975:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1976:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1977:Drivers/CMSIS/Include/core_cm7.h ****  */
1978:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1979:Drivers/CMSIS/Include/core_cm7.h **** {
1980:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1981:Drivers/CMSIS/Include/core_cm7.h ****   {
1982:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1983:Drivers/CMSIS/Include/core_cm7.h ****   }
1984:Drivers/CMSIS/Include/core_cm7.h **** }
1985:Drivers/CMSIS/Include/core_cm7.h **** 
1986:Drivers/CMSIS/Include/core_cm7.h **** 
1987:Drivers/CMSIS/Include/core_cm7.h **** /**
1988:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1989:Drivers/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1990:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1991:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1992:Drivers/CMSIS/Include/core_cm7.h ****  */
1993:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1994:Drivers/CMSIS/Include/core_cm7.h **** {
1995:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1996:Drivers/CMSIS/Include/core_cm7.h ****   {
1997:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1998:Drivers/CMSIS/Include/core_cm7.h ****   }
1999:Drivers/CMSIS/Include/core_cm7.h **** }
2000:Drivers/CMSIS/Include/core_cm7.h **** 
2001:Drivers/CMSIS/Include/core_cm7.h **** 
2002:Drivers/CMSIS/Include/core_cm7.h **** /**
2003:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
2004:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2005:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2006:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
2007:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2008:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2009:Drivers/CMSIS/Include/core_cm7.h ****  */
2010:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2011:Drivers/CMSIS/Include/core_cm7.h **** {
2012:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2013:Drivers/CMSIS/Include/core_cm7.h ****   {
2014:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2015:Drivers/CMSIS/Include/core_cm7.h ****   }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 112


2016:Drivers/CMSIS/Include/core_cm7.h ****   else
2017:Drivers/CMSIS/Include/core_cm7.h ****   {
2018:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
2019:Drivers/CMSIS/Include/core_cm7.h ****   }
2020:Drivers/CMSIS/Include/core_cm7.h **** }
2021:Drivers/CMSIS/Include/core_cm7.h **** 
2022:Drivers/CMSIS/Include/core_cm7.h **** 
2023:Drivers/CMSIS/Include/core_cm7.h **** /**
2024:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2025:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2026:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2027:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2028:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2029:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2030:Drivers/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2031:Drivers/CMSIS/Include/core_cm7.h ****  */
2032:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2033:Drivers/CMSIS/Include/core_cm7.h **** {
2034:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2035:Drivers/CMSIS/Include/core_cm7.h ****   {
2036:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2037:Drivers/CMSIS/Include/core_cm7.h ****   }
2038:Drivers/CMSIS/Include/core_cm7.h ****   else
2039:Drivers/CMSIS/Include/core_cm7.h ****   {
2040:Drivers/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2041:Drivers/CMSIS/Include/core_cm7.h ****   }
2042:Drivers/CMSIS/Include/core_cm7.h **** }
2043:Drivers/CMSIS/Include/core_cm7.h **** 
2044:Drivers/CMSIS/Include/core_cm7.h **** 
2045:Drivers/CMSIS/Include/core_cm7.h **** /**
2046:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2047:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2048:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2049:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2050:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2051:Drivers/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2052:Drivers/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2053:Drivers/CMSIS/Include/core_cm7.h ****  */
2054:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2055:Drivers/CMSIS/Include/core_cm7.h **** {
2056:Drivers/CMSIS/Include/core_cm7.h **** 
2057:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2058:Drivers/CMSIS/Include/core_cm7.h ****   {
2059:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2060:Drivers/CMSIS/Include/core_cm7.h ****   }
2061:Drivers/CMSIS/Include/core_cm7.h ****   else
2062:Drivers/CMSIS/Include/core_cm7.h ****   {
2063:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2064:Drivers/CMSIS/Include/core_cm7.h ****   }
2065:Drivers/CMSIS/Include/core_cm7.h **** }
2066:Drivers/CMSIS/Include/core_cm7.h **** 
2067:Drivers/CMSIS/Include/core_cm7.h **** 
2068:Drivers/CMSIS/Include/core_cm7.h **** /**
2069:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2070:Drivers/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2071:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2072:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 113


2073:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2074:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2075:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2076:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2077:Drivers/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2078:Drivers/CMSIS/Include/core_cm7.h ****  */
2079:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2080:Drivers/CMSIS/Include/core_cm7.h **** {
2081:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2082:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2083:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2084:Drivers/CMSIS/Include/core_cm7.h **** 
2085:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2086:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2087:Drivers/CMSIS/Include/core_cm7.h **** 
2088:Drivers/CMSIS/Include/core_cm7.h ****   return (
2089:Drivers/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2090:Drivers/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2091:Drivers/CMSIS/Include/core_cm7.h ****          );
2092:Drivers/CMSIS/Include/core_cm7.h **** }
2093:Drivers/CMSIS/Include/core_cm7.h **** 
2094:Drivers/CMSIS/Include/core_cm7.h **** 
2095:Drivers/CMSIS/Include/core_cm7.h **** /**
2096:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2097:Drivers/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2098:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2099:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2100:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2101:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2102:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2103:Drivers/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2104:Drivers/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2105:Drivers/CMSIS/Include/core_cm7.h ****  */
2106:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2107:Drivers/CMSIS/Include/core_cm7.h **** {
2108:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2109:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2110:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2111:Drivers/CMSIS/Include/core_cm7.h **** 
2112:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2113:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2114:Drivers/CMSIS/Include/core_cm7.h **** 
2115:Drivers/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2116:Drivers/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2117:Drivers/CMSIS/Include/core_cm7.h **** }
2118:Drivers/CMSIS/Include/core_cm7.h **** 
2119:Drivers/CMSIS/Include/core_cm7.h **** 
2120:Drivers/CMSIS/Include/core_cm7.h **** /**
2121:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2122:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2123:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2124:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2125:Drivers/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2126:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2127:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2128:Drivers/CMSIS/Include/core_cm7.h ****  */
2129:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 114


2130:Drivers/CMSIS/Include/core_cm7.h **** {
2131:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2132:Drivers/CMSIS/Include/core_cm7.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
2133:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();
2134:Drivers/CMSIS/Include/core_cm7.h **** }
2135:Drivers/CMSIS/Include/core_cm7.h **** 
2136:Drivers/CMSIS/Include/core_cm7.h **** 
2137:Drivers/CMSIS/Include/core_cm7.h **** /**
2138:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2139:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2140:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2141:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2142:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2143:Drivers/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2144:Drivers/CMSIS/Include/core_cm7.h ****  */
2145:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2146:Drivers/CMSIS/Include/core_cm7.h **** {
2147:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2148:Drivers/CMSIS/Include/core_cm7.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
2149:Drivers/CMSIS/Include/core_cm7.h **** }
2150:Drivers/CMSIS/Include/core_cm7.h **** 
2151:Drivers/CMSIS/Include/core_cm7.h **** 
2152:Drivers/CMSIS/Include/core_cm7.h **** /**
2153:Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2154:Drivers/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2155:Drivers/CMSIS/Include/core_cm7.h ****  */
2156:Drivers/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
2157:Drivers/CMSIS/Include/core_cm7.h **** {
2158:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2159:Drivers/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2160:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2161:Drivers/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2162:Drivers/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2163:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2164:Drivers/CMSIS/Include/core_cm7.h **** 
2165:Drivers/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2166:Drivers/CMSIS/Include/core_cm7.h ****   {
2167:Drivers/CMSIS/Include/core_cm7.h ****     __NOP();
2168:Drivers/CMSIS/Include/core_cm7.h ****   }
2169:Drivers/CMSIS/Include/core_cm7.h **** }
2170:Drivers/CMSIS/Include/core_cm7.h **** 
2171:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2172:Drivers/CMSIS/Include/core_cm7.h **** 
2173:Drivers/CMSIS/Include/core_cm7.h **** 
2174:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2175:Drivers/CMSIS/Include/core_cm7.h **** 
2176:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2177:Drivers/CMSIS/Include/core_cm7.h **** 
2178:Drivers/CMSIS/Include/core_cm7.h **** #include "mpu_armv7.h"
2179:Drivers/CMSIS/Include/core_cm7.h **** 
2180:Drivers/CMSIS/Include/core_cm7.h **** #endif
2181:Drivers/CMSIS/Include/core_cm7.h **** 
2182:Drivers/CMSIS/Include/core_cm7.h **** 
2183:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2184:Drivers/CMSIS/Include/core_cm7.h **** /**
2185:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2186:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 115


2187:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2188:Drivers/CMSIS/Include/core_cm7.h ****   @{
2189:Drivers/CMSIS/Include/core_cm7.h ****  */
2190:Drivers/CMSIS/Include/core_cm7.h **** 
2191:Drivers/CMSIS/Include/core_cm7.h **** /**
2192:Drivers/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2193:Drivers/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2194:Drivers/CMSIS/Include/core_cm7.h ****   \returns
2195:Drivers/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2196:Drivers/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2197:Drivers/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2198:Drivers/CMSIS/Include/core_cm7.h ****  */
2199:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2200:Drivers/CMSIS/Include/core_cm7.h **** {
2201:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2202:Drivers/CMSIS/Include/core_cm7.h **** 
2203:Drivers/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2204:Drivers/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2205:Drivers/CMSIS/Include/core_cm7.h ****   {
2206:Drivers/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2207:Drivers/CMSIS/Include/core_cm7.h ****   }
2208:Drivers/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2209:Drivers/CMSIS/Include/core_cm7.h ****   {
2210:Drivers/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2211:Drivers/CMSIS/Include/core_cm7.h ****   }
2212:Drivers/CMSIS/Include/core_cm7.h ****   else
2213:Drivers/CMSIS/Include/core_cm7.h ****   {
2214:Drivers/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2215:Drivers/CMSIS/Include/core_cm7.h ****   }
2216:Drivers/CMSIS/Include/core_cm7.h **** }
2217:Drivers/CMSIS/Include/core_cm7.h **** 
2218:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2219:Drivers/CMSIS/Include/core_cm7.h **** 
2220:Drivers/CMSIS/Include/core_cm7.h **** 
2221:Drivers/CMSIS/Include/core_cm7.h **** 
2222:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2223:Drivers/CMSIS/Include/core_cm7.h **** /**
2224:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2225:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2226:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2227:Drivers/CMSIS/Include/core_cm7.h ****   @{
2228:Drivers/CMSIS/Include/core_cm7.h ****  */
2229:Drivers/CMSIS/Include/core_cm7.h **** 
2230:Drivers/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2231:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2232:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2233:Drivers/CMSIS/Include/core_cm7.h **** 
2234:Drivers/CMSIS/Include/core_cm7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2235:Drivers/CMSIS/Include/core_cm7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2236:Drivers/CMSIS/Include/core_cm7.h **** 
2237:Drivers/CMSIS/Include/core_cm7.h **** /**
2238:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2239:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2240:Drivers/CMSIS/Include/core_cm7.h ****   */
2241:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
 2406              		.loc 3 2241 27 view .LVU862
 2407              	.LBB61:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 116


2242:Drivers/CMSIS/Include/core_cm7.h **** {
2243:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2244:Drivers/CMSIS/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 2408              		.loc 3 2244 5 view .LVU863
 2409              		.loc 3 2244 12 is_stmt 0 view .LVU864
 2410 0002 3A4B     		ldr	r3, .L154
 2411 0004 5B69     		ldr	r3, [r3, #20]
 2412              		.loc 3 2244 8 view .LVU865
 2413 0006 13F4003F 		tst	r3, #131072
 2414 000a 13D1     		bne	.L147
2245:Drivers/CMSIS/Include/core_cm7.h **** 
2246:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2415              		.loc 3 2246 5 is_stmt 1 view .LVU866
 2416              	.LBB62:
 2417              	.LBI62:
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 117


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 118


 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 119


 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 120


 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 121


 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 122


 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 123


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 124


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 125


 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 126


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 127


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 128


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 129


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 2418              		.loc 2 944 27 view .LVU867
 2419              	.LBB63:
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 2420              		.loc 2 946 3 view .LVU868
 2421              		.syntax unified
 2422              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2423 000c BFF34F8F 		dsb 0xF
 2424              	@ 0 "" 2
 2425              		.thumb
 2426              		.syntax unified
 2427              	.LBE63:
 2428              	.LBE62:
2247:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 2429              		.loc 3 2247 5 view .LVU869
 2430              	.LBB64:
 2431              	.LBI64:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2432              		.loc 2 933 27 view .LVU870
 2433              	.LBB65:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2434              		.loc 2 935 3 view .LVU871
 2435              		.syntax unified
 2436              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2437 0010 BFF36F8F 		isb 0xF
 2438              	@ 0 "" 2
 2439              		.thumb
 2440              		.syntax unified
 2441              	.LBE65:
 2442              	.LBE64:
2248:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 2443              		.loc 3 2248 5 view .LVU872
 2444              		.loc 3 2248 18 is_stmt 0 view .LVU873
 2445 0014 354B     		ldr	r3, .L154
 2446 0016 0022     		movs	r2, #0
 2447 0018 C3F85022 		str	r2, [r3, #592]
2249:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2448              		.loc 3 2249 5 is_stmt 1 view .LVU874
 2449              	.LBB66:
 2450              	.LBI66:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2451              		.loc 2 944 27 view .LVU875
 2452              	.LBB67:
 2453              		.loc 2 946 3 view .LVU876
 2454              		.syntax unified
 2455              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2456 001c BFF34F8F 		dsb 0xF
 2457              	@ 0 "" 2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 130


 2458              		.thumb
 2459              		.syntax unified
 2460              	.LBE67:
 2461              	.LBE66:
2250:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 2462              		.loc 3 2250 5 view .LVU877
 2463              	.LBB68:
 2464              	.LBI68:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2465              		.loc 2 933 27 view .LVU878
 2466              	.LBB69:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2467              		.loc 2 935 3 view .LVU879
 2468              		.syntax unified
 2469              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2470 0020 BFF36F8F 		isb 0xF
 2471              	@ 0 "" 2
 2472              		.thumb
 2473              		.syntax unified
 2474              	.LBE69:
 2475              	.LBE68:
2251:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 2476              		.loc 3 2251 5 view .LVU880
 2477              		.loc 3 2251 14 is_stmt 0 view .LVU881
 2478 0024 5A69     		ldr	r2, [r3, #20]
 2479 0026 42F40032 		orr	r2, r2, #131072
 2480 002a 5A61     		str	r2, [r3, #20]
2252:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2481              		.loc 3 2252 5 is_stmt 1 view .LVU882
 2482              	.LBB70:
 2483              	.LBI70:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2484              		.loc 2 944 27 view .LVU883
 2485              	.LBB71:
 2486              		.loc 2 946 3 view .LVU884
 2487              		.syntax unified
 2488              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2489 002c BFF34F8F 		dsb 0xF
 2490              	@ 0 "" 2
 2491              		.thumb
 2492              		.syntax unified
 2493              	.LBE71:
 2494              	.LBE70:
2253:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 2495              		.loc 3 2253 5 view .LVU885
 2496              	.LBB72:
 2497              	.LBI72:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2498              		.loc 2 933 27 view .LVU886
 2499              	.LBB73:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2500              		.loc 2 935 3 view .LVU887
 2501              		.syntax unified
 2502              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2503 0030 BFF36F8F 		isb 0xF
 2504              	@ 0 "" 2
 2505              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 131


 2506              		.syntax unified
 2507              	.L147:
 2508              	.LBE73:
 2509              	.LBE72:
 2510              	.LBE61:
 2511              	.LBE60:
 102:Core/Src/main.c **** 
 2512              		.loc 1 102 5 view .LVU888
 2513              	.LBB74:
 2514              	.LBI74:
2254:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2255:Drivers/CMSIS/Include/core_cm7.h **** }
2256:Drivers/CMSIS/Include/core_cm7.h **** 
2257:Drivers/CMSIS/Include/core_cm7.h **** 
2258:Drivers/CMSIS/Include/core_cm7.h **** /**
2259:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2260:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2261:Drivers/CMSIS/Include/core_cm7.h ****   */
2262:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
2263:Drivers/CMSIS/Include/core_cm7.h **** {
2264:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2265:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2266:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2267:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2268:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2269:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2270:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2271:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2272:Drivers/CMSIS/Include/core_cm7.h **** }
2273:Drivers/CMSIS/Include/core_cm7.h **** 
2274:Drivers/CMSIS/Include/core_cm7.h **** 
2275:Drivers/CMSIS/Include/core_cm7.h **** /**
2276:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2277:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2278:Drivers/CMSIS/Include/core_cm7.h ****   */
2279:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
2280:Drivers/CMSIS/Include/core_cm7.h **** {
2281:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2282:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2283:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2284:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2285:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2286:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2287:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2288:Drivers/CMSIS/Include/core_cm7.h **** }
2289:Drivers/CMSIS/Include/core_cm7.h **** 
2290:Drivers/CMSIS/Include/core_cm7.h **** 
2291:Drivers/CMSIS/Include/core_cm7.h **** /**
2292:Drivers/CMSIS/Include/core_cm7.h ****   \brief   I-Cache Invalidate by address
2293:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache for the given address.
2294:Drivers/CMSIS/Include/core_cm7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
2295:Drivers/CMSIS/Include/core_cm7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
2296:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address
2297:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   isize   size of memory block (in number of bytes)
2298:Drivers/CMSIS/Include/core_cm7.h **** */
2299:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
2300:Drivers/CMSIS/Include/core_cm7.h **** {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 132


2301:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2302:Drivers/CMSIS/Include/core_cm7.h ****     if ( isize > 0 ) {
2303:Drivers/CMSIS/Include/core_cm7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
2304:Drivers/CMSIS/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
2305:Drivers/CMSIS/Include/core_cm7.h **** 
2306:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2307:Drivers/CMSIS/Include/core_cm7.h **** 
2308:Drivers/CMSIS/Include/core_cm7.h ****       do {
2309:Drivers/CMSIS/Include/core_cm7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
2310:Drivers/CMSIS/Include/core_cm7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
2311:Drivers/CMSIS/Include/core_cm7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
2312:Drivers/CMSIS/Include/core_cm7.h ****       } while ( op_size > 0 );
2313:Drivers/CMSIS/Include/core_cm7.h **** 
2314:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2315:Drivers/CMSIS/Include/core_cm7.h ****       __ISB();
2316:Drivers/CMSIS/Include/core_cm7.h ****     }
2317:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2318:Drivers/CMSIS/Include/core_cm7.h **** }
2319:Drivers/CMSIS/Include/core_cm7.h **** 
2320:Drivers/CMSIS/Include/core_cm7.h **** 
2321:Drivers/CMSIS/Include/core_cm7.h **** /**
2322:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2323:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2324:Drivers/CMSIS/Include/core_cm7.h ****   */
2325:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
 2515              		.loc 3 2325 27 view .LVU889
 2516              	.LBB75:
2326:Drivers/CMSIS/Include/core_cm7.h **** {
2327:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2328:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
 2517              		.loc 3 2328 5 view .LVU890
2329:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
 2518              		.loc 3 2329 5 view .LVU891
2330:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
 2519              		.loc 3 2330 5 view .LVU892
2331:Drivers/CMSIS/Include/core_cm7.h **** 
2332:Drivers/CMSIS/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 2520              		.loc 3 2332 5 view .LVU893
 2521              		.loc 3 2332 12 is_stmt 0 view .LVU894
 2522 0034 2D4B     		ldr	r3, .L154
 2523 0036 5B69     		ldr	r3, [r3, #20]
 2524              		.loc 3 2332 8 view .LVU895
 2525 0038 13F4803F 		tst	r3, #65536
 2526 003c 27D1     		bne	.L148
2333:Drivers/CMSIS/Include/core_cm7.h **** 
2334:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 2527              		.loc 3 2334 5 is_stmt 1 view .LVU896
 2528              		.loc 3 2334 17 is_stmt 0 view .LVU897
 2529 003e 2B4B     		ldr	r3, .L154
 2530 0040 0022     		movs	r2, #0
 2531 0042 C3F88420 		str	r2, [r3, #132]
2335:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2532              		.loc 3 2335 5 is_stmt 1 view .LVU898
 2533              	.LBB76:
 2534              	.LBI76:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2535              		.loc 2 944 27 view .LVU899
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 133


 2536              	.LBB77:
 2537              		.loc 2 946 3 view .LVU900
 2538              		.syntax unified
 2539              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2540 0046 BFF34F8F 		dsb 0xF
 2541              	@ 0 "" 2
 2542              		.thumb
 2543              		.syntax unified
 2544              	.LBE77:
 2545              	.LBE76:
2336:Drivers/CMSIS/Include/core_cm7.h **** 
2337:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
 2546              		.loc 3 2337 5 view .LVU901
 2547              		.loc 3 2337 12 is_stmt 0 view .LVU902
 2548 004a D3F88040 		ldr	r4, [r3, #128]
 2549              	.LVL113:
2338:Drivers/CMSIS/Include/core_cm7.h **** 
2339:Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2340:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 2550              		.loc 3 2340 5 is_stmt 1 view .LVU903
 2551              		.loc 3 2340 10 is_stmt 0 view .LVU904
 2552 004e C4F34E30 		ubfx	r0, r4, #13, #15
 2553              	.LVL114:
 2554              		.loc 3 2340 10 view .LVU905
 2555 0052 00E0     		b	.L150
 2556              	.LVL115:
 2557              	.L152:
2341:Drivers/CMSIS/Include/core_cm7.h ****     do {
2342:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2343:Drivers/CMSIS/Include/core_cm7.h ****       do {
2344:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2345:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2346:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2347:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2348:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2349:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2350:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
 2558              		.loc 3 2350 17 view .LVU906
 2559 0054 1846     		mov	r0, r3
 2560              	.LVL116:
 2561              	.L150:
2341:Drivers/CMSIS/Include/core_cm7.h ****     do {
 2562              		.loc 3 2341 5 is_stmt 1 view .LVU907
2342:Drivers/CMSIS/Include/core_cm7.h ****       do {
 2563              		.loc 3 2342 7 view .LVU908
2342:Drivers/CMSIS/Include/core_cm7.h ****       do {
 2564              		.loc 3 2342 12 is_stmt 0 view .LVU909
 2565 0056 C4F3C902 		ubfx	r2, r4, #3, #10
 2566              	.LVL117:
 2567              	.L149:
2343:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 2568              		.loc 3 2343 7 is_stmt 1 view .LVU910
2344:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 2569              		.loc 3 2344 9 view .LVU911
2344:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 2570              		.loc 3 2344 52 is_stmt 0 view .LVU912
 2571 005a 43F6E073 		movw	r3, #16352
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 134


 2572 005e 03EA4013 		and	r3, r3, r0, lsl #5
2344:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 2573              		.loc 3 2344 73 view .LVU913
 2574 0062 43EA8273 		orr	r3, r3, r2, lsl #30
2344:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 2575              		.loc 3 2344 20 view .LVU914
 2576 0066 2149     		ldr	r1, .L154
 2577 0068 C1F86032 		str	r3, [r1, #608]
2349:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
 2578              		.loc 3 2349 15 is_stmt 1 view .LVU915
 2579 006c 1346     		mov	r3, r2
2349:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
 2580              		.loc 3 2349 20 is_stmt 0 view .LVU916
 2581 006e 013A     		subs	r2, r2, #1
 2582              	.LVL118:
2349:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
 2583              		.loc 3 2349 7 view .LVU917
 2584 0070 002B     		cmp	r3, #0
 2585 0072 F2D1     		bne	.L149
 2586              		.loc 3 2350 12 is_stmt 1 view .LVU918
 2587              		.loc 3 2350 17 is_stmt 0 view .LVU919
 2588 0074 431E     		subs	r3, r0, #1
 2589              	.LVL119:
 2590              		.loc 3 2350 5 view .LVU920
 2591 0076 0028     		cmp	r0, #0
 2592 0078 ECD1     		bne	.L152
2351:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2593              		.loc 3 2351 5 is_stmt 1 view .LVU921
 2594              	.LBB78:
 2595              	.LBI78:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2596              		.loc 2 944 27 view .LVU922
 2597              	.LBB79:
 2598              		.loc 2 946 3 view .LVU923
 2599              		.syntax unified
 2600              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2601 007a BFF34F8F 		dsb 0xF
 2602              	@ 0 "" 2
 2603              		.thumb
 2604              		.syntax unified
 2605              	.LBE79:
 2606              	.LBE78:
2352:Drivers/CMSIS/Include/core_cm7.h **** 
2353:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 2607              		.loc 3 2353 5 view .LVU924
 2608              		.loc 3 2353 14 is_stmt 0 view .LVU925
 2609 007e 4B69     		ldr	r3, [r1, #20]
 2610              	.LVL120:
 2611              		.loc 3 2353 14 view .LVU926
 2612 0080 43F48033 		orr	r3, r3, #65536
 2613 0084 4B61     		str	r3, [r1, #20]
2354:Drivers/CMSIS/Include/core_cm7.h **** 
2355:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
 2614              		.loc 3 2355 5 is_stmt 1 view .LVU927
 2615              	.LBB80:
 2616              	.LBI80:
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 135


 2617              		.loc 2 944 27 view .LVU928
 2618              	.LBB81:
 2619              		.loc 2 946 3 view .LVU929
 2620              		.syntax unified
 2621              	@ 946 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2622 0086 BFF34F8F 		dsb 0xF
 2623              	@ 0 "" 2
 2624              		.thumb
 2625              		.syntax unified
 2626              	.LBE81:
 2627              	.LBE80:
2356:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
 2628              		.loc 3 2356 5 view .LVU930
 2629              	.LBB82:
 2630              	.LBI82:
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2631              		.loc 2 933 27 view .LVU931
 2632              	.LBB83:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2633              		.loc 2 935 3 view .LVU932
 2634              		.syntax unified
 2635              	@ 935 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2636 008a BFF36F8F 		isb 0xF
 2637              	@ 0 "" 2
 2638              	.LVL121:
 2639              		.thumb
 2640              		.syntax unified
 2641              	.L148:
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2642              		.loc 2 935 3 is_stmt 0 view .LVU933
 2643              	.LBE83:
 2644              	.LBE82:
 2645              	.LBE75:
 2646              	.LBE74:
 107:Core/Src/main.c **** 
 2647              		.loc 1 107 5 is_stmt 1 view .LVU934
 2648 008e FFF7FEFF 		bl	HAL_Init
 2649              	.LVL122:
 114:Core/Src/main.c **** 
 2650              		.loc 1 114 5 view .LVU935
 2651 0092 FFF7FEFF 		bl	SystemClock_Config
 2652              	.LVL123:
 117:Core/Src/main.c **** 
 2653              		.loc 1 117 5 view .LVU936
 2654 0096 FFF7FEFF 		bl	PeriphCommonClock_Config
 2655              	.LVL124:
 124:Core/Src/main.c ****     MX_TIM17_Init();
 2656              		.loc 1 124 5 view .LVU937
 2657 009a FFF7FEFF 		bl	MX_GPIO_Init
 2658              	.LVL125:
 125:Core/Src/main.c ****     MX_TIM16_Init();
 2659              		.loc 1 125 5 view .LVU938
 2660 009e FFF7FEFF 		bl	MX_TIM17_Init
 2661              	.LVL126:
 126:Core/Src/main.c ****     MX_I2C1_Init();
 2662              		.loc 1 126 5 view .LVU939
 2663 00a2 FFF7FEFF 		bl	MX_TIM16_Init
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 136


 2664              	.LVL127:
 127:Core/Src/main.c ****     MX_I2C4_Init();
 2665              		.loc 1 127 5 view .LVU940
 2666 00a6 FFF7FEFF 		bl	MX_I2C1_Init
 2667              	.LVL128:
 128:Core/Src/main.c ****     MX_TIM15_Init();
 2668              		.loc 1 128 5 view .LVU941
 2669 00aa FFF7FEFF 		bl	MX_I2C4_Init
 2670              	.LVL129:
 129:Core/Src/main.c ****     MX_TIM1_Init();
 2671              		.loc 1 129 5 view .LVU942
 2672 00ae FFF7FEFF 		bl	MX_TIM15_Init
 2673              	.LVL130:
 130:Core/Src/main.c ****     MX_ADC3_Init();
 2674              		.loc 1 130 5 view .LVU943
 2675 00b2 FFF7FEFF 		bl	MX_TIM1_Init
 2676              	.LVL131:
 131:Core/Src/main.c ****     MX_ADC1_Init();
 2677              		.loc 1 131 5 view .LVU944
 2678 00b6 FFF7FEFF 		bl	MX_ADC3_Init
 2679              	.LVL132:
 132:Core/Src/main.c ****     MX_SPI5_Init();
 2680              		.loc 1 132 5 view .LVU945
 2681 00ba FFF7FEFF 		bl	MX_ADC1_Init
 2682              	.LVL133:
 133:Core/Src/main.c ****     MX_TIM5_Init();
 2683              		.loc 1 133 5 view .LVU946
 2684 00be FFF7FEFF 		bl	MX_SPI5_Init
 2685              	.LVL134:
 134:Core/Src/main.c ****     MX_USART1_UART_Init();
 2686              		.loc 1 134 5 view .LVU947
 2687 00c2 FFF7FEFF 		bl	MX_TIM5_Init
 2688              	.LVL135:
 135:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 2689              		.loc 1 135 5 view .LVU948
 2690 00c6 FFF7FEFF 		bl	MX_USART1_UART_Init
 2691              	.LVL136:
 137:Core/Src/main.c ****     HAL_TIM_Base_Start_IT(&htim16);
 2692              		.loc 1 137 5 view .LVU949
 2693 00ca 0948     		ldr	r0, .L154+4
 2694 00cc FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2695              	.LVL137:
 138:Core/Src/main.c **** 	  HAL_TIM_Base_Start_IT(&htim17);
 2696              		.loc 1 138 5 view .LVU950
 2697 00d0 0848     		ldr	r0, .L154+8
 2698 00d2 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2699              	.LVL138:
 139:Core/Src/main.c ****     //HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 2700              		.loc 1 139 4 view .LVU951
 2701 00d6 0848     		ldr	r0, .L154+12
 2702 00d8 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2703              	.LVL139:
 143:Core/Src/main.c ****     Os_Init_Task();
 2704              		.loc 1 143 5 view .LVU952
 2705 00dc FFF7FEFF 		bl	Uart_Receive_Init
 2706              	.LVL140:
 144:Core/Src/main.c ****     /* USER CODE END 2 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 137


 2707              		.loc 1 144 5 view .LVU953
 2708 00e0 FFF7FEFF 		bl	Os_Init_Task
 2709              	.LVL141:
 2710              	.L151:
 148:Core/Src/main.c ****     {
 2711              		.loc 1 148 5 discriminator 1 view .LVU954
 151:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 2712              		.loc 1 151 9 discriminator 1 view .LVU955
 2713 00e4 FFF7FEFF 		bl	Os_Handler
 2714              	.LVL142:
 148:Core/Src/main.c ****     {
 2715              		.loc 1 148 11 discriminator 1 view .LVU956
 2716 00e8 FCE7     		b	.L151
 2717              	.L155:
 2718 00ea 00BF     		.align	2
 2719              	.L154:
 2720 00ec 00ED00E0 		.word	-536810240
 2721 00f0 00000000 		.word	.LANCHOR4
 2722 00f4 00000000 		.word	.LANCHOR1
 2723 00f8 00000000 		.word	.LANCHOR0
 2724              		.cfi_endproc
 2725              	.LFE334:
 2727              		.global	huart1
 2728              		.global	htim17
 2729              		.global	htim16
 2730              		.global	htim15
 2731              		.global	htim5
 2732              		.global	htim1
 2733              		.global	hspi5
 2734              		.global	hi2c4
 2735              		.global	hi2c1
 2736              		.global	hadc3
 2737              		.global	hadc1
 2738              		.section	.bss.hadc1,"aw",%nobits
 2739              		.align	2
 2740              		.set	.LANCHOR7,. + 0
 2743              	hadc1:
 2744 0000 00000000 		.space	100
 2744      00000000 
 2744      00000000 
 2744      00000000 
 2744      00000000 
 2745              		.section	.bss.hadc3,"aw",%nobits
 2746              		.align	2
 2747              		.set	.LANCHOR6,. + 0
 2750              	hadc3:
 2751 0000 00000000 		.space	100
 2751      00000000 
 2751      00000000 
 2751      00000000 
 2751      00000000 
 2752              		.section	.bss.hi2c1,"aw",%nobits
 2753              		.align	2
 2754              		.set	.LANCHOR2,. + 0
 2757              	hi2c1:
 2758 0000 00000000 		.space	76
 2758      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 138


 2758      00000000 
 2758      00000000 
 2758      00000000 
 2759              		.section	.bss.hi2c4,"aw",%nobits
 2760              		.align	2
 2761              		.set	.LANCHOR3,. + 0
 2764              	hi2c4:
 2765 0000 00000000 		.space	76
 2765      00000000 
 2765      00000000 
 2765      00000000 
 2765      00000000 
 2766              		.section	.bss.hspi5,"aw",%nobits
 2767              		.align	2
 2768              		.set	.LANCHOR8,. + 0
 2771              	hspi5:
 2772 0000 00000000 		.space	136
 2772      00000000 
 2772      00000000 
 2772      00000000 
 2772      00000000 
 2773              		.section	.bss.htim1,"aw",%nobits
 2774              		.align	2
 2775              		.set	.LANCHOR5,. + 0
 2778              	htim1:
 2779 0000 00000000 		.space	188
 2779      00000000 
 2779      00000000 
 2779      00000000 
 2779      00000000 
 2780              		.section	.bss.htim15,"aw",%nobits
 2781              		.align	2
 2782              		.set	.LANCHOR4,. + 0
 2785              	htim15:
 2786 0000 00000000 		.space	188
 2786      00000000 
 2786      00000000 
 2786      00000000 
 2786      00000000 
 2787              		.section	.bss.htim16,"aw",%nobits
 2788              		.align	2
 2789              		.set	.LANCHOR1,. + 0
 2792              	htim16:
 2793 0000 00000000 		.space	188
 2793      00000000 
 2793      00000000 
 2793      00000000 
 2793      00000000 
 2794              		.section	.bss.htim17,"aw",%nobits
 2795              		.align	2
 2796              		.set	.LANCHOR0,. + 0
 2799              	htim17:
 2800 0000 00000000 		.space	188
 2800      00000000 
 2800      00000000 
 2800      00000000 
 2800      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 139


 2801              		.section	.bss.htim5,"aw",%nobits
 2802              		.align	2
 2803              		.set	.LANCHOR9,. + 0
 2806              	htim5:
 2807 0000 00000000 		.space	188
 2807      00000000 
 2807      00000000 
 2807      00000000 
 2807      00000000 
 2808              		.section	.bss.huart1,"aw",%nobits
 2809              		.align	2
 2810              		.set	.LANCHOR10,. + 0
 2813              	huart1:
 2814 0000 00000000 		.space	200
 2814      00000000 
 2814      00000000 
 2814      00000000 
 2814      00000000 
 2815              		.text
 2816              	.Letext0:
 2817              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2818              		.file 5 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2819              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2820              		.file 7 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2821              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2822              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2823              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2824              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2825              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2826              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2827              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 2828              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2829              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2830              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2831              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2832              		.file 19 "Core/Inc/main.h"
 2833              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2834              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2835              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2836              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2837              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2838              		.file 25 "Core/Inc/uart.h"
 2839              		.file 26 "Core/Inc/os.h"
 2840              		.file 27 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 140


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:397    .text.MX_GPIO_Init:000001f8 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:410    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:416    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:448    .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:453    .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:614    .text.MX_TIM17_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:620    .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:625    .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:786    .text.MX_TIM16_Init:00000090 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:792    .text.MX_I2C1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:797    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:879    .text.MX_I2C1_Init:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:886    .text.MX_I2C4_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:891    .text.MX_I2C4_Init:00000000 MX_I2C4_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:975    .text.MX_I2C4_Init:00000050 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:981    .text.MX_TIM15_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:986    .text.MX_TIM15_Init:00000000 MX_TIM15_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1093   .text.MX_TIM15_Init:00000064 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1099   .text.MX_TIM1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1104   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1347   .text.MX_TIM1_Init:000000fc $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1353   .text.MX_ADC3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1358   .text.MX_ADC3_Init:00000000 MX_ADC3_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1514   .text.MX_ADC3_Init:00000094 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1522   .text.MX_ADC1_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1527   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1704   .text.MX_ADC1_Init:000000a8 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1712   .text.MX_SPI5_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1717   .text.MX_SPI5_Init:00000000 MX_SPI5_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1816   .text.MX_SPI5_Init:00000050 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1822   .text.MX_TIM5_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1827   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1983   .text.MX_TIM5_Init:000000a4 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1989   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:1994   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2093   .text.MX_USART1_UART_Init:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2099   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2105   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2292   .text.SystemClock_Config:000000cc $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2299   .text.PeriphCommonClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2305   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2384   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2390   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2720   .text.main:000000ec $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2813   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2799   .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2792   .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2785   .bss.htim15:00000000 htim15
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2806   .bss.htim5:00000000 htim5
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2778   .bss.htim1:00000000 htim1
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2771   .bss.hspi5:00000000 hspi5
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2764   .bss.hi2c4:00000000 hi2c4
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2757   .bss.hi2c1:00000000 hi2c1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s 			page 141


C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2750   .bss.hadc3:00000000 hadc3
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2743   .bss.hadc1:00000000 hadc1
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2739   .bss.hadc1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2746   .bss.hadc3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2753   .bss.hi2c1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2760   .bss.hi2c4:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2767   .bss.hspi5:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2774   .bss.htim1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2781   .bss.htim15:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2788   .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2795   .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2802   .bss.htim5:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\ccaMttgQ.s:2809   .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_ADCEx_MultiModeConfigChannel
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start_IT
Uart_Receive_Init
Os_Init_Task
Os_Handler
