// Seed: 1071072643
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri1 id_3
);
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    output logic id_9,
    input wand id_10
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_3 = 0;
  initial id_9 <= (1);
endmodule
module module_2 ();
  always id_1 = 1;
  supply0 id_2 = 1;
  id_3(
      1, 1 ==? id_1, id_1, id_1, 1'b0, (1'b0)
  );
  wire id_4;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  always $display(id_2);
  wire id_5 = id_5, id_6;
  module_2 modCall_1 ();
  assign id_2 = id_1;
endmodule
