Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug  7 11:44:53 2024
| Host         : nothon-Swift-SF314-57 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  4           
TIMING-7   Critical Warning  No common node between related clocks           4           
TIMING-8   Critical Warning  No common period between related clocks         4           
LUTAR-1    Warning           LUT drives async reset alert                    7           
TIMING-16  Warning           Large setup violation                           103         
TIMING-18  Warning           Missing input or output delay                   25          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.656     -707.502                    689                20939        0.036        0.000                      0                20939        1.536        0.000                       0                  7621  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 2.667}        5.333           187.512         
clk_fpga_1                          {0.000 7.000}        14.000          71.429          
clk_fpga_2                          {0.000 41.666}       83.333          12.000          
lvds_clk_0                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_0_clk_div_out  {0.000 13.888}       27.776          36.002          
lvds_clk_1                          {0.000 1.736}        3.472           288.018         
  lvds_selectio_data_1_clk_div_out  {0.000 13.888}       27.776          36.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               -3.366     -319.395                    640                20173        0.036        0.000                      0                20173        1.536        0.000                       0                  7341  
clk_fpga_2                               36.113        0.000                      0                  224        0.222        0.000                      0                  224       41.166        0.000                       0                   124  
lvds_clk_0                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_0_clk_div_out       23.179        0.000                      0                  119        0.189        0.000                      0                  119       13.388        0.000                       0                    66  
lvds_clk_1                                                                                                                                                                            2.001        0.000                       0                    12  
  lvds_selectio_data_1_clk_div_out       23.658        0.000                      0                  119        0.138        0.000                      0                  119       13.388        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2                        clk_fpga_0                             -7.656     -400.469                     58                   58        0.855        0.000                      0                   58  
clk_fpga_0                        clk_fpga_2                             -5.954      -48.327                      9                    9        0.079        0.000                      0                    9  
clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -2.319      -11.298                      5                    5        0.405        0.000                      0                    5  
clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -2.826      -13.130                      5                    5        0.413        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_fpga_0                        clk_fpga_0                              0.540        0.000                      0                  264        0.278        0.000                      0                  264  
**async_default**                 clk_fpga_0                        lvds_selectio_data_0_clk_div_out       -1.618      -23.546                     15                   15        0.127        0.000                      0                   15  
**async_default**                 clk_fpga_0                        lvds_selectio_data_1_clk_div_out       -1.549      -23.058                     15                   15        0.109        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)        clk_fpga_2                  
(none)                      clk_fpga_2    
(none)                      lvds_clk_0    
(none)                      lvds_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          640  Failing Endpoints,  Worst Slack       -3.366ns,  Total Violation     -319.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.366ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 1.435ns (17.655%)  route 6.693ns (82.345%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.549 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.994     6.502    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y84         LDCE (SetClr_ldce_CLR_Q)     0.741     7.243 f  main_design_i/noip_ctrl_0/U0/reg1_reg[11]/Q
                         net (fo=1, routed)           1.308     8.550    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][11]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.105     8.655 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[11]_INST_0/O
                         net (fo=1, routed)           1.357    10.012    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[11]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.105    10.117 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1_comp/O
                         net (fo=2, routed)           0.817    10.934    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X38Y88         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.233     7.549    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism              0.109     7.657    
                         clock uncertainty           -0.087     7.570    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.002     7.568    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                 -3.366    

Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.435ns (19.175%)  route 6.049ns (80.825%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.548 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.604     6.112    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y85         LDCE (SetClr_ldce_CLR_Q)     0.741     6.853 f  main_design_i/noip_ctrl_0/U0/reg1_reg[2]/Q
                         net (fo=1, routed)           1.138     7.991    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.096 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           1.278     9.374    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.105     9.479 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1_comp/O
                         net (fo=2, routed)           0.811    10.290    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X36Y86         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.232     7.548    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.109     7.656    
                         clock uncertainty           -0.087     7.569    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)       -0.017     7.552    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                 -2.738    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.435ns (19.235%)  route 6.025ns (80.765%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.546 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.994     6.502    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y84         LDCE (SetClr_ldce_CLR_Q)     0.741     7.243 f  main_design_i/noip_ctrl_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.916     8.159    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][12]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.105     8.264 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.961     9.225    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[12]
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.105     9.330 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1_comp/O
                         net (fo=2, routed)           0.937    10.266    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X36Y84         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.230     7.546    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.109     7.654    
                         clock uncertainty           -0.087     7.567    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)       -0.031     7.536    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.663ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.435ns (19.339%)  route 5.985ns (80.661%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 7.547 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.994     6.502    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y84         LDCE (SetClr_ldce_CLR_Q)     0.741     7.243 f  main_design_i/noip_ctrl_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.916     8.159    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][12]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.105     8.264 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.961     9.225    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[12]
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.105     9.330 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1_comp/O
                         net (fo=2, routed)           0.897    10.226    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X36Y85         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.231     7.547    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism              0.109     7.655    
                         clock uncertainty           -0.087     7.568    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)       -0.004     7.564    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 -2.663    

Slack (VIOLATED) :        -2.559ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 1.530ns (21.018%)  route 5.750ns (78.982%))
  Logic Levels:           5  (LDCE=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 7.548 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.610     6.118    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X44Y84         LDCE (SetClr_ldce_CLR_Q)     0.731     6.849 f  main_design_i/noip_ctrl_0/U0/reg1_reg[3]/Q
                         net (fo=1, routed)           0.855     7.703    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][3]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.105     7.808 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.922     8.730    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[3]
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.105     8.835 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.892     9.727    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.105     9.832 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.253    10.086    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X37Y86         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.232     7.548    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.109     7.656    
                         clock uncertainty           -0.087     7.569    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)       -0.042     7.527    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                 -2.559    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.425ns (19.578%)  route 5.853ns (80.422%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 7.552 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.835     6.343    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y87         LDCE (SetClr_ldce_CLR_Q)     0.731     7.074 f  main_design_i/noip_ctrl_0/U0/reg1_reg[30]/Q
                         net (fo=1, routed)           0.886     7.960    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][27]
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.105     8.065 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           1.076     9.141    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.105     9.246 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1_comp/O
                         net (fo=2, routed)           0.838    10.084    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X39Y95         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.236     7.552    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism              0.109     7.660    
                         clock uncertainty           -0.087     7.573    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)       -0.027     7.546    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 1.425ns (19.588%)  route 5.850ns (80.412%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.546 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.727     6.235    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y86         LDCE (SetClr_ldce_CLR_Q)     0.731     6.966 f  main_design_i/noip_ctrl_0/U0/reg1_reg[9]/Q
                         net (fo=1, routed)           1.371     8.337    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][9]
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.105     8.442 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           1.282     9.724    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[9]
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.105     9.829 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1_comp/O
                         net (fo=2, routed)           0.252    10.081    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X36Y84         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.230     7.546    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.109     7.654    
                         clock uncertainty           -0.087     7.567    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)       -0.004     7.563    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.515ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 1.435ns (19.628%)  route 5.876ns (80.372%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 7.549 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.994     6.502    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y84         LDCE (SetClr_ldce_CLR_Q)     0.741     7.243 f  main_design_i/noip_ctrl_0/U0/reg1_reg[11]/Q
                         net (fo=1, routed)           1.308     8.550    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][11]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.105     8.655 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[11]_INST_0/O
                         net (fo=1, routed)           1.357    10.012    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[11]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.105    10.117 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1_comp/O
                         net (fo=2, routed)           0.000    10.117    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X37Y88         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.233     7.549    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y88         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                         clock pessimism              0.109     7.657    
                         clock uncertainty           -0.087     7.570    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.032     7.602    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                 -2.515    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 1.425ns (19.738%)  route 5.795ns (80.262%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 7.550 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.835     6.343    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X45Y87         LDCE (SetClr_ldce_CLR_Q)     0.731     7.074 f  main_design_i/noip_ctrl_0/U0/reg1_reg[30]/Q
                         net (fo=1, routed)           0.886     7.960    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][27]
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.105     8.065 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           1.076     9.141    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.105     9.246 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1_comp/O
                         net (fo=2, routed)           0.779    10.026    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X45Y95         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.234     7.550    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.109     7.658    
                         clock uncertainty           -0.087     7.571    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)       -0.027     7.544    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.454ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.425ns (19.741%)  route 5.793ns (80.259%))
  Logic Levels:           4  (LDCE=1 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 7.552 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.853     6.362    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y87         LDCE (SetClr_ldce_CLR_Q)     0.731     7.093 f  main_design_i/noip_ctrl_0/U0/reg1_reg[26]/Q
                         net (fo=1, routed)           1.202     8.294    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][23]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.105     8.399 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.268     9.667    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[26]
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.105     9.772 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1_comp/O
                         net (fo=2, routed)           0.252    10.024    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X36Y93         FDRE                                         f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.236     7.552    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism              0.109     7.660    
                         clock uncertainty           -0.087     7.573    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)       -0.002     7.571    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 -2.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.586     0.922    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X31Y35         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.055     1.118    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIA0
    SLICE_X30Y35         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.853     1.219    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X30Y35         RAMD32                                       r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.082    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.576     0.912    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.100     1.153    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y93         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.844     1.210    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.592     0.928    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X15Y15         FDRE                                         r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.179    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X14Y16         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.858     1.224    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X14Y16         SRL16E                                       r  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.283     0.941    
    SLICE_X14Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMD32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.587     0.923    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y13         FDRE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y13         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=42, routed)          0.193     1.257    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRD2
    SLICE_X26Y13         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.854     1.220    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y13         RAMS32                                       r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.192    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y2  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X0Y4  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X0Y4  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y8  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB18_X1Y9  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y5  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.333       3.163      RAMB36_X1Y5  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.666       1.536      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.667       1.537      SLICE_X4Y18  main_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       36.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 85.548 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.388    47.226    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[0]_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.105    47.331 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909    48.241    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232    85.548    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                         clock pessimism              0.192    85.740    
                         clock uncertainty           -1.250    84.490    
    SLICE_X42Y87         FDPE (Setup_fdpe_C_CE)      -0.136    84.354    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]
  -------------------------------------------------------------------
                         required time                         84.354    
                         arrival time                         -48.241    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 85.548 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.388    47.226    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[0]_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.105    47.331 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909    48.241    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232    85.548    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
                         clock pessimism              0.192    85.740    
                         clock uncertainty           -1.250    84.490    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136    84.354    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]
  -------------------------------------------------------------------
                         required time                         84.354    
                         arrival time                         -48.241    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 85.548 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.388    47.226    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[0]_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.105    47.331 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909    48.241    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232    85.548    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                         clock pessimism              0.192    85.740    
                         clock uncertainty           -1.250    84.490    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136    84.354    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]
  -------------------------------------------------------------------
                         required time                         84.354    
                         arrival time                         -48.241    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 85.548 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.388    47.226    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[0]_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.105    47.331 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909    48.241    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232    85.548    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
                         clock pessimism              0.192    85.740    
                         clock uncertainty           -1.250    84.490    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136    84.354    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]
  -------------------------------------------------------------------
                         required time                         84.354    
                         arrival time                         -48.241    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        4.107ns  (logic 0.857ns (20.867%)  route 3.250ns (79.133%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 85.548 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.388    47.226    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState_reg[0]_2
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.105    47.331 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909    48.241    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232    85.548    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
                         clock pessimism              0.192    85.740    
                         clock uncertainty           -1.250    84.490    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136    84.354    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]
  -------------------------------------------------------------------
                         required time                         84.354    
                         arrival time                         -48.241    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/sck_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        3.689ns  (logic 0.857ns (23.234%)  route 2.832ns (76.766%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 85.538 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.878    47.717    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I3_O)        0.105    47.822 r  main_design_i/noip_ctrl_0/U0/sck_en_i_1/O
                         net (fo=1, routed)           0.000    47.822    main_design_i/noip_ctrl_0/U0/sck_en_i_1_n_0
    SLICE_X50Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/sck_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.222    85.538    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/sck_en_reg/C
                         clock pessimism              0.108    85.646    
                         clock uncertainty           -1.250    84.396    
    SLICE_X50Y87         FDCE (Setup_fdce_C_D)        0.072    84.468    main_design_i/noip_ctrl_0/U0/sck_en_reg
  -------------------------------------------------------------------
                         required time                         84.468    
                         arrival time                         -47.822    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.924ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/spiflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 rise@83.333ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        3.492ns  (logic 0.857ns (24.543%)  route 2.635ns (75.457%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 85.546 - 83.333 ) 
    Source Clock Delay      (SCD):    2.467ns = ( 44.133 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.388    44.133    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.437    44.570 f  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]/Q
                         net (fo=2, routed)           0.558    45.128    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[11]
    SLICE_X47Y90         LUT4 (Prop_lut4_I1_O)        0.105    45.233 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25/O
                         net (fo=1, routed)           0.597    45.831    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_25_n_0
    SLICE_X48Y88         LUT6 (Prop_lut6_I4_O)        0.105    45.936 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14/O
                         net (fo=4, routed)           0.798    46.734    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.105    46.839 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5/O
                         net (fo=7, routed)           0.681    47.520    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.105    47.625 r  main_design_i/noip_ctrl_0/U0/spiflag_i_1/O
                         net (fo=1, routed)           0.000    47.625    main_design_i/noip_ctrl_0/U0/spiflag_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     83.333    83.333 r  
    PS7_X0Y0             PS7                          0.000    83.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    84.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    84.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230    85.546    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                         clock pessimism              0.224    85.770    
                         clock uncertainty           -1.250    84.520    
    SLICE_X45Y86         FDCE (Setup_fdce_C_D)        0.030    84.549    main_design_i/noip_ctrl_0/U0/spiflag_reg
  -------------------------------------------------------------------
                         required time                         84.549    
                         arrival time                         -47.625    
  -------------------------------------------------------------------
                         slack                                 36.924    

Slack (MET) :             38.112ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.433ns (20.462%)  route 1.683ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 43.883 - 41.667 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.386     2.465    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.433     2.898 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/Q
                         net (fo=52, routed)          1.683     4.581    main_design_i/noip_ctrl_0/U0/read_data_ctr
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.234    43.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.192    44.075    
                         clock uncertainty           -1.250    42.825    
    SLICE_X46Y95         FDCE (Setup_fdce_C_CE)      -0.132    42.693    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                         42.693    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 38.112    

Slack (MET) :             38.112ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.433ns (20.462%)  route 1.683ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 43.883 - 41.667 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.386     2.465    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.433     2.898 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/Q
                         net (fo=52, routed)          1.683     4.581    main_design_i/noip_ctrl_0/U0/read_data_ctr
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.234    43.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.192    44.075    
                         clock uncertainty           -1.250    42.825    
    SLICE_X46Y95         FDCE (Setup_fdce_C_CE)      -0.132    42.693    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                         42.693    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 38.112    

Slack (MET) :             38.112ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.433ns (20.462%)  route 1.683ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 43.883 - 41.667 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.386     2.465    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.433     2.898 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/Q
                         net (fo=52, routed)          1.683     4.581    main_design_i/noip_ctrl_0/U0/read_data_ctr
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.234    43.883    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y95         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.192    44.075    
                         clock uncertainty           -1.250    42.825    
    SLICE_X46Y95         FDCE (Setup_fdce_C_CE)      -0.132    42.693    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[30]
  -------------------------------------------------------------------
                         required time                         42.693    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                 38.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.247ns (72.112%)  route 0.096ns (27.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.553     0.889    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.148     1.037 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/Q
                         net (fo=3, routed)           0.096     1.132    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[3]
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.099     1.231 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.231    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[0]_i_1_n_0
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                         clock pessimism             -0.297     0.889    
    SLICE_X42Y87         FDPE (Hold_fdpe_C_D)         0.121     1.010    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.187ns (45.354%)  route 0.225ns (54.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/Q
                         net (fo=4, routed)           0.225     1.254    main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg_n_0
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.046     1.300 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_2/O
                         net (fo=1, routed)           0.000     1.300    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_2_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.131     1.053    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.452%)  route 0.137ns (45.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.553     0.889    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/Q
                         net (fo=52, routed)          0.137     1.190    main_design_i/noip_ctrl_0/U0/read_data_ctr
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
                         clock pessimism             -0.297     0.889    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.053     0.942    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/spiflag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.995%)  route 0.171ns (45.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.553     0.889    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/Q
                         net (fo=52, routed)          0.171     1.224    main_design_i/noip_ctrl_0/U0/read_data_ctr
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.269 r  main_design_i/noip_ctrl_0/U0/spiflag_i_1/O
                         net (fo=1, routed)           0.000     1.269    main_design_i/noip_ctrl_0/U0/spiflag_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819     1.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X45Y86         FDCE (Hold_fdce_C_D)         0.091     1.012    main_design_i/noip_ctrl_0/U0/spiflag_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.221%)  route 0.225ns (54.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 f  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/Q
                         net (fo=4, routed)           0.225     1.254    main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg_n_0
    SLICE_X42Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.299 r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[2]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.120     1.042    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.322%)  route 0.186ns (46.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 42.852 - 41.667 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 42.556 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    41.976    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    42.002 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.554    42.556    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y88         FDPE                                         r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDPE (Prop_fdpe_C_Q)         0.167    42.723 r  main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[1]/Q
                         net (fo=19, routed)          0.186    42.909    main_design_i/noip_ctrl_0/U0/read_data_ctr_reg[1]
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.045    42.954 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000    42.954    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    42.004    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    42.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820    42.853    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.282    42.570    
    SLICE_X46Y87         FDCE (Hold_fdce_C_D)         0.125    42.695    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]
  -------------------------------------------------------------------
                         required time                        -42.695    
                         arrival time                          42.954    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        0.360ns  (logic 0.191ns (53.039%)  route 0.169ns (46.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 42.851 - 41.667 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 42.554 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    41.976    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    42.002 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552    42.554    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.146    42.700 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/Q
                         net (fo=2, routed)           0.169    42.869    main_design_i/noip_ctrl_0/U0/read_spi_data[15]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.045    42.914 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000    42.914    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    42.004    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    42.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.818    42.851    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.296    42.554    
    SLICE_X45Y84         FDCE (Hold_fdce_C_D)         0.099    42.653    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                        -42.653    
                         arrival time                          42.914    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/sck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/sck_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.549     0.885    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/sck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.164     1.049 r  main_design_i/noip_ctrl_0/U0/sck_en_reg/Q
                         net (fo=2, routed)           0.173     1.221    main_design_i/noip_ctrl_0/U0/sck_en_reg_n_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.266 r  main_design_i/noip_ctrl_0/U0/sck_en_i_1/O
                         net (fo=1, routed)           0.000     1.266    main_design_i/noip_ctrl_0/U0/sck_en_i_1_n_0
    SLICE_X50Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/sck_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.816     1.182    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/sck_en_reg/C
                         clock pessimism             -0.297     0.885    
    SLICE_X50Y87         FDCE (Hold_fdce_C_D)         0.120     1.005    main_design_i/noip_ctrl_0/U0/sck_en_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        0.360ns  (logic 0.191ns (53.031%)  route 0.169ns (46.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 42.851 - 41.667 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 42.554 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    41.976    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    42.002 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552    42.554    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDCE (Prop_fdce_C_Q)         0.146    42.700 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/Q
                         net (fo=2, routed)           0.169    42.869    main_design_i/noip_ctrl_0/U0/read_spi_data[1]
    SLICE_X45Y84         LUT6 (Prop_lut6_I5_O)        0.045    42.914 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000    42.914    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    42.004    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    42.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.818    42.851    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.296    42.554    
    SLICE_X45Y84         FDCE (Hold_fdce_C_D)         0.098    42.652    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.652    
                         arrival time                          42.914    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 fall@41.667ns - clk_fpga_2 fall@41.667ns)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.345%)  route 0.174ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 42.852 - 41.667 ) 
    Source Clock Delay      (SCD):    0.887ns = ( 42.553 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310    41.976    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    42.002 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.551    42.553    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.146    42.699 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/Q
                         net (fo=2, routed)           0.174    42.873    main_design_i/noip_ctrl_0/U0/read_spi_data[2]
    SLICE_X48Y85         LUT6 (Prop_lut6_I5_O)        0.045    42.918 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000    42.918    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337    42.004    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    42.033 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819    42.852    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.298    42.553    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.099    42.652    main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -42.652    
                         arrival time                          42.918    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         83.333      81.741     BUFGCTRL_X0Y17  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDPE/C   n/a            1.000         83.333      82.333     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X42Y92    main_design_i/noip_ctrl_0/U0/addr_ctr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X45Y90    main_design_i/noip_ctrl_0/U0/addr_ctr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X45Y90    main_design_i/noip_ctrl_0/U0/addr_ctr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X45Y91    main_design_i/noip_ctrl_0/U0/addr_ctr_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.666      41.166     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.167     SLICE_X42Y87    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_0
  To Clock:  lvds_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_0
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_0_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y146  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y146  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y142  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y138  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y134  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y130  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_0_clk_div_out
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       23.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.179ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.848ns (19.461%)  route 3.509ns (80.539%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 30.364 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.705     7.166    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611    30.364    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.153    30.517    
                         clock uncertainty           -0.035    30.481    
    SLICE_X112Y122       FDCE (Setup_fdce_C_CE)      -0.136    30.345    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                 23.179    

Slack (MET) :             23.231ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.848ns (19.710%)  route 3.454ns (80.290%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 30.361 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.650     7.111    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X108Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.361    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.478    
    SLICE_X108Y124       FDPE (Setup_fdpe_C_CE)      -0.136    30.342    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         30.342    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                 23.231    

Slack (MET) :             23.231ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.848ns (19.710%)  route 3.454ns (80.290%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 30.361 - 27.776 ) 
    Source Clock Delay      (SCD):    2.809ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.679     2.809    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.342 r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.704     5.046    main_design_i/noip_lvds_stream_0/U0/lvds_deserialized[5]
    SLICE_X113Y128       LUT3 (Prop_lut3_I0_O)        0.105     5.151 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.555     5.706    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_5_n_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I2_O)        0.105     5.811 f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.546     6.357    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X112Y128       LUT6 (Prop_lut6_I1_O)        0.105     6.462 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.650     7.111    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X108Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.361    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.478    
    SLICE_X108Y124       FDCE (Setup_fdce_C_CE)      -0.136    30.342    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.342    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                 23.231    

Slack (MET) :             24.096ns  (required time - arrival time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_0_clk_div_out rise@27.776ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 1.456ns (43.254%)  route 1.910ns (56.746%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.670     2.800    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X106Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.348     3.148 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.696     3.844    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X108Y122       LUT4 (Prop_lut4_I0_O)        0.242     4.086 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     4.086    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg_0[1]
    SLICE_X108Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.530 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.530    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.carrynet_3
    SLICE_X108Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.661 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.799     5.460    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X111Y123       LUT5 (Prop_lut5_I0_O)        0.291     5.751 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.415     6.166    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i0__3
    SLICE_X111Y123       FDSE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                     27.776    27.776 r  
    K17                                               0.000    27.776 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836    28.612 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.027    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726    29.753 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.362    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y123       FDSE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y123       FDSE (Setup_fdse_C_D)       -0.217    30.262    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         30.262    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                 24.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X106Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDRE (Prop_fdre_C_Q)         0.141     1.243 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.107     1.350    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X107Y121       LUT6 (Prop_lut6_I0_O)        0.045     1.395 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.395    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X107Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X107Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.323     1.115    
    SLICE_X107Y121       FDRE (Hold_fdre_C_D)         0.091     1.206    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.353%)  route 0.118ns (45.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X106Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141     1.243 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.118     1.361    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X107Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X107Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.322     1.115    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.057     1.172    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.692%)  route 0.071ns (22.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.099    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.148     1.247 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/Q
                         net (fo=3, routed)           0.071     1.317    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[0]
    SLICE_X108Y124       LUT2 (Prop_lut2_I0_O)        0.098     1.415 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.415    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[1]_i_1_n_0
    SLICE_X108Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism             -0.335     1.099    
    SLICE_X108Y124       FDCE (Hold_fdce_C_D)         0.120     1.219    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.693%)  route 0.071ns (32.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.148     1.250 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.071     1.320    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.022     1.124    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.128     1.230 r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/Q
                         net (fo=2, routed)           0.064     1.293    main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]
    SLICE_X113Y122       LUT6 (Prop_lut6_I0_O)        0.099     1.392 r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     1.392    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_i_1_n_0
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.335     1.102    
    SLICE_X113Y122       FDCE (Hold_fdce_C_D)         0.092     1.194    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (65.016%)  route 0.122ns (34.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X106Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDRE (Prop_fdre_C_Q)         0.128     1.230 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.122     1.351    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X108Y121       LUT6 (Prop_lut6_I4_O)        0.098     1.449 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.449    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X108Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y121       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.322     1.116    
    SLICE_X108Y121       FDRE (Hold_fdre_C_D)         0.121     1.237    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.246%)  route 0.105ns (29.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.148     1.250 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/Q
                         net (fo=2, routed)           0.105     1.354    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[4]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.099     1.453 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.453    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[5]_i_1_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121     1.223    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.625%)  route 0.215ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X111Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     1.243 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.215     1.458    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X108Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.301     1.136    
    SLICE_X108Y122       FDRE (Hold_fdre_C_D)         0.083     1.219    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.864%)  route 0.139ns (52.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X111Y122       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.128     1.230 r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/Q
                         net (fo=3, routed)           0.139     1.369    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X110Y123       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X110Y123       FDRE                                         r  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.322     1.113    
    SLICE_X110Y123       FDRE (Hold_fdre_C_D)         0.013     1.126    main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - lvds_selectio_data_0_clk_div_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.213ns (56.026%)  route 0.167ns (43.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.253     1.102    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.164     1.266 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/Q
                         net (fo=5, routed)           0.167     1.433    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6]
    SLICE_X112Y122       LUT3 (Prop_lut3_I1_O)        0.049     1.482 r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2/O
                         net (fo=1, routed)           0.000     1.482    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState[8]_i_2_n_0
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism             -0.335     1.102    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.131     1.233    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_0_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y146   main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y142   main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y138   main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y134   main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y130   main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X108Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X107Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X107Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X107Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X111Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y123  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X107Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X107Y122  main_design_i/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lvds_clk_1
  To Clock:  lvds_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_clk_1
Waveform(ns):       { 0.000 1.736 }
Period(ns):         3.472
Sources:            { lvds_clk_1_p[0] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y118  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y114  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y110  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y106  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         3.472       2.001      ILOGIC_X1Y102  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  lvds_selectio_data_1_clk_div_out
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            0  Failing Endpoints,  Worst Slack       23.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDPE (Setup_fdpe_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.658ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.848ns (21.999%)  route 3.007ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 30.362 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.364     5.203    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I2_O)        0.105     5.308 f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4/O
                         net (fo=1, routed)           0.664     5.972    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_4_n_0
    SLICE_X110Y116       LUT6 (Prop_lut6_I1_O)        0.105     6.077 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1/O
                         net (fo=9, routed)           0.576     6.653    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[8]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608    30.362    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.153    30.514    
                         clock uncertainty           -0.035    30.479    
    SLICE_X111Y124       FDCE (Setup_fdce_C_CE)      -0.168    30.311    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         30.311    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                 23.658    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.743ns (19.951%)  route 2.981ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 f  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.784     5.622    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I2_O)        0.105     5.727 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.795     6.523    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.743ns (19.951%)  route 2.981ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 f  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.784     5.622    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I2_O)        0.105     5.727 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.795     6.523    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.743ns (19.951%)  route 2.981ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 f  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.784     5.622    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I2_O)        0.105     5.727 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.795     6.523    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.790    

Slack (MET) :             23.790ns  (required time - arrival time)
  Source:                 main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.776ns  (lvds_selectio_data_1_clk_div_out rise@27.776ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.743ns (19.951%)  route 2.981ns (80.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 30.363 - 27.776 ) 
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     1.335    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.795     2.130 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.668     2.798    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.533     3.331 f  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/Q7
                         net (fo=12, routed)          1.402     4.734    main_design_i/noip_lvds_stream_1/U0/lvds_deserialized[5]
    SLICE_X110Y115       LUT3 (Prop_lut3_I0_O)        0.105     4.839 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5/O
                         net (fo=2, routed)           0.784     5.622    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_5_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I2_O)        0.105     5.727 r  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1/O
                         net (fo=4, routed)           0.795     6.523    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_1_n_0
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                     27.776    27.776 r  
    J18                                               0.000    27.776 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000    27.776    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837    28.613 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415    29.028    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726    29.754 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609    30.363    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.153    30.515    
                         clock uncertainty           -0.035    30.480    
    SLICE_X113Y123       FDCE (Setup_fdce_C_CE)      -0.168    30.312    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                         30.312    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 23.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.402%)  route 0.086ns (31.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.086     1.338    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I0_O)        0.045     1.383 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.383    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X112Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X112Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.325     1.124    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.121     1.245    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.186%)  route 0.068ns (26.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     1.240 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/Q
                         net (fo=2, routed)           0.068     1.308    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[4]
    SLICE_X110Y124       LUT2 (Prop_lut2_I0_O)        0.045     1.353 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[5]_i_1/O
                         net (fo=1, routed)           0.000     1.353    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState[5]_i_1_n_0
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism             -0.322     1.112    
    SLICE_X110Y124       FDCE (Hold_fdce_C_D)         0.091     1.203    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.301%)  route 0.139ns (49.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.261     1.110    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y111       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141     1.251 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=5, routed)           0.139     1.391    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X109Y110       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y110       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.322     1.126    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.066     1.192    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     1.240 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/Q
                         net (fo=2, routed)           0.116     1.357    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[2]
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism             -0.335     1.099    
    SLICE_X111Y124       FDCE (Hold_fdce_C_D)         0.047     1.146    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.573%)  route 0.077ns (25.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y108       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.128     1.239 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.077     1.317    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X109Y108       LUT6 (Prop_lut6_I4_O)        0.099     1.416 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.416    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X109Y108       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y108       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.338     1.111    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.092     1.203    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.573%)  route 0.077ns (25.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.261     1.110    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y111       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.128     1.238 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.077     1.316    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X109Y111       LUT6 (Prop_lut6_I4_O)        0.099     1.415 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.415    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[10]
    SLICE_X109Y111       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y111       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C
                         clock pessimism             -0.338     1.110    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.092     1.202    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.737%)  route 0.129ns (36.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.250     1.099    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.128     1.227 r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/Q
                         net (fo=3, routed)           0.129     1.356    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg_n_0_[1]
    SLICE_X112Y123       LUT6 (Prop_lut6_I4_O)        0.099     1.455 r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1/O
                         net (fo=1, routed)           0.000     1.455    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_i_1_n_0
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism             -0.322     1.113    
    SLICE_X112Y123       FDCE (Hold_fdce_C_D)         0.121     1.234    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.578%)  route 0.153ns (54.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X107Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.128     1.239 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/Q
                         net (fo=6, routed)           0.153     1.392    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[7]
    SLICE_X108Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X108Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.322     1.127    
    SLICE_X108Y109       FDRE (Hold_fdre_C_D)         0.029     1.156    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.214%)  route 0.143ns (52.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.261     1.110    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y111       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.128     1.238 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.143     1.381    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[9]
    SLICE_X109Y110       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y110       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism             -0.322     1.126    
    SLICE_X109Y110       FDRE (Hold_fdre_C_D)         0.016     1.142    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Destination:            main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - lvds_selectio_data_1_clk_div_out rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.262     1.111    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X107Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.141     1.252 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=7, routed)           0.167     1.419    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X107Y109       LUT3 (Prop_lut3_I1_O)        0.042     1.461 r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.461    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X107Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.299     1.449    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X107Y109       FDRE                                         r  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.338     1.111    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.107     1.218    main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lvds_selectio_data_1_clk_div_out
Waveform(ns):       { 0.000 13.888 }
Period(ns):         27.776
Sources:            { main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y118   main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y114   main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y110   main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y106   main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.471         27.776      26.305     ILOGIC_X1Y102   main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDSE/C            n/a            1.000         27.776      26.776     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X108Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y110  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         27.776      26.776     SLICE_X109Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y110  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y110  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         13.888      13.388     SLICE_X108Y108  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X108Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y110  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y110  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         13.888      13.388     SLICE_X109Y109  main_design_i/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           58  Failing Endpoints,  Worst Slack       -7.656ns,  Total Violation     -400.469ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.656ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        6.532ns  (logic 1.005ns (15.385%)  route 5.527ns (84.615%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 4919.242 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.046  4921.536    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.105  4921.641 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[11]_i_1/O
                         net (fo=1, routed)           0.000  4921.641    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_48
    SLICE_X46Y84         LDCE (DToQ_ldce_D_Q)         0.311  4921.952 r  main_design_i/noip_ctrl_0/U0/reg1_reg[11]/Q
                         net (fo=1, routed)           1.308  4923.259    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][11]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.105  4923.364 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[11]_INST_0/O
                         net (fo=1, routed)           1.357  4924.721    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[11]
    SLICE_X37Y88         LUT6 (Prop_lut6_I5_O)        0.105  4924.826 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1_comp/O
                         net (fo=2, routed)           0.817  4925.643    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X38Y88         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.233  4919.242    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism              0.000  4919.242    
                         clock uncertainty           -1.253  4917.989    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.002  4917.987    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                       4917.987    
                         arrival time                       -4925.643    
  -------------------------------------------------------------------
                         slack                                 -7.656    

Slack (VIOLATED) :        -7.579ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        6.439ns  (logic 1.005ns (15.608%)  route 5.434ns (84.392%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 4919.241 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.207  4921.697    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.105  4921.802 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000  4921.802    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_57
    SLICE_X46Y85         LDCE (DToQ_ldce_D_Q)         0.311  4922.113 r  main_design_i/noip_ctrl_0/U0/reg1_reg[2]/Q
                         net (fo=1, routed)           1.138  4923.251    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.105  4923.356 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           1.278  4924.634    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[2]
    SLICE_X38Y86         LUT6 (Prop_lut6_I5_O)        0.105  4924.739 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1_comp/O
                         net (fo=2, routed)           0.811  4925.550    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X36Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.232  4919.241    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.000  4919.241    
                         clock uncertainty           -1.253  4917.988    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)       -0.017  4917.971    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                       4917.971    
                         arrival time                       -4925.550    
  -------------------------------------------------------------------
                         slack                                 -7.579    

Slack (VIOLATED) :        -7.176ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        6.124ns  (logic 1.056ns (17.245%)  route 5.068ns (82.755%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 4919.241 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4919.112 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.386  4919.112    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.433  4919.545 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/Q
                         net (fo=16, routed)          2.361  4921.907    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.105  4922.012 r  main_design_i/noip_ctrl_0/U0/reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000  4922.012    main_design_i/noip_ctrl_0/U0/reg1_reg[0]_i_1_n_0
    SLICE_X45Y85         LDCE (DToQ_ldce_D_Q)         0.308  4922.320 r  main_design_i/noip_ctrl_0/U0/reg1_reg[0]/Q
                         net (fo=1, routed)           1.341  4923.660    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/reg1[0]_alias
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.105  4923.765 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_comp/O
                         net (fo=2, routed)           1.366  4925.131    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I0_O)        0.105  4925.236 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000  4925.236    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X36Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.232  4919.241    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.000  4919.241    
                         clock uncertainty           -1.253  4917.988    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)        0.072  4918.060    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                       4918.060    
                         arrival time                       -4925.236    
  -------------------------------------------------------------------
                         slack                                 -7.176    

Slack (VIOLATED) :        -7.146ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.980ns  (logic 1.104ns (18.460%)  route 4.876ns (81.540%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 4919.241 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          1.955  4921.444    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X44Y84         LUT2 (Prop_lut2_I1_O)        0.105  4921.549 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000  4921.549    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_56
    SLICE_X44Y84         LDCE (DToQ_ldce_D_Q)         0.305  4921.854 r  main_design_i/noip_ctrl_0/U0/reg1_reg[3]/Q
                         net (fo=1, routed)           0.855  4922.709    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][3]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.105  4922.814 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[3]_INST_0/O
                         net (fo=1, routed)           0.922  4923.736    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[3]
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.105  4923.841 f  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2/O
                         net (fo=1, routed)           0.892  4924.732    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_2_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.105  4924.837 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.253  4925.091    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X37Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.232  4919.241    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y86         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.000  4919.241    
                         clock uncertainty           -1.253  4917.988    
    SLICE_X37Y86         FDRE (Setup_fdre_C_D)       -0.042  4917.946    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                       4917.946    
                         arrival time                       -4925.092    
  -------------------------------------------------------------------
                         slack                                 -7.146    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        6.049ns  (logic 1.000ns (16.532%)  route 5.049ns (83.468%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 4919.245 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.217  4921.707    main_design_i/noip_ctrl_0/U0/spiflag
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.105  4921.812 r  main_design_i/noip_ctrl_0/U0/reg1_reg[20]_i_1/O
                         net (fo=1, routed)           0.000  4921.812    main_design_i/noip_ctrl_0/U0/reg1_reg[20]_i_1_n_0
    SLICE_X47Y86         LDCE (DToQ_ldce_D_Q)         0.306  4922.118 r  main_design_i/noip_ctrl_0/U0/reg1_reg[20]/Q
                         net (fo=1, routed)           1.526  4923.644    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/reg1[20]_alias
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.105  4923.749 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_comp/O
                         net (fo=2, routed)           1.306  4925.055    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.105  4925.160 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000  4925.160    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X37Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.236  4919.245    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.000  4919.245    
                         clock uncertainty           -1.253  4917.992    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.032  4918.024    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                       4918.024    
                         arrival time                       -4925.160    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.091ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.941ns  (logic 0.951ns (16.007%)  route 4.990ns (83.993%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 4919.240 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 4919.112 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.386  4919.112    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.433  4919.545 f  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/Q
                         net (fo=16, routed)          2.361  4921.907    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0]
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.105  4922.012 r  main_design_i/noip_ctrl_0/U0/reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000  4922.012    main_design_i/noip_ctrl_0/U0/reg1_reg[0]_i_1_n_0
    SLICE_X45Y85         LDCE (DToQ_ldce_D_Q)         0.308  4922.320 r  main_design_i/noip_ctrl_0/U0/reg1_reg[0]/Q
                         net (fo=1, routed)           1.341  4923.660    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/reg1[0]_alias
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.105  4923.765 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_comp/O
                         net (fo=2, routed)           1.289  4925.054    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.231  4919.240    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism              0.000  4919.240    
                         clock uncertainty           -1.253  4917.987    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)       -0.024  4917.963    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                       4917.962    
                         arrival time                       -4925.053    
  -------------------------------------------------------------------
                         slack                                 -7.091    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.947ns  (logic 0.895ns (15.049%)  route 5.052ns (84.951%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 4919.245 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.217  4921.707    main_design_i/noip_ctrl_0/U0/spiflag
    SLICE_X47Y86         LUT2 (Prop_lut2_I0_O)        0.105  4921.812 r  main_design_i/noip_ctrl_0/U0/reg1_reg[20]_i_1/O
                         net (fo=1, routed)           0.000  4921.812    main_design_i/noip_ctrl_0/U0/reg1_reg[20]_i_1_n_0
    SLICE_X47Y86         LDCE (DToQ_ldce_D_Q)         0.306  4922.118 r  main_design_i/noip_ctrl_0/U0/reg1_reg[20]/Q
                         net (fo=1, routed)           1.526  4923.644    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/reg1[20]_alias
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.105  4923.749 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_comp/O
                         net (fo=2, routed)           1.310  4925.058    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.236  4919.245    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism              0.000  4919.245    
                         clock uncertainty           -1.253  4917.992    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)       -0.015  4917.977    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                       4917.977    
                         arrival time                       -4925.059    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.081ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.952ns  (logic 0.999ns (16.784%)  route 4.953ns (83.216%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 4919.239 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.048  4921.538    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X47Y86         LUT2 (Prop_lut2_I1_O)        0.105  4921.643 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[9]_i_1/O
                         net (fo=1, routed)           0.000  4921.643    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_50
    SLICE_X47Y86         LDCE (DToQ_ldce_D_Q)         0.305  4921.948 r  main_design_i/noip_ctrl_0/U0/reg1_reg[9]/Q
                         net (fo=1, routed)           1.371  4923.319    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][9]
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.105  4923.424 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           1.282  4924.707    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[9]
    SLICE_X37Y83         LUT6 (Prop_lut6_I5_O)        0.105  4924.812 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1_comp/O
                         net (fo=2, routed)           0.252  4925.063    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.230  4919.239    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.000  4919.239    
                         clock uncertainty           -1.253  4917.986    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)       -0.004  4917.982    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                       4917.981    
                         arrival time                       -4925.063    
  -------------------------------------------------------------------
                         slack                                 -7.081    

Slack (VIOLATED) :        -7.076ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.986ns  (logic 1.091ns (18.225%)  route 4.895ns (81.775%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 4919.244 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          1.267  4920.757    main_design_i/noip_ctrl_0/U0/spiflag
    SLICE_X47Y87         LUT2 (Prop_lut2_I0_O)        0.105  4920.862 r  main_design_i/noip_ctrl_0/U0/reg1_reg[29]_i_1/O
                         net (fo=1, routed)           1.159  4922.021    main_design_i/noip_ctrl_0/U0/reg1_reg[29]_i_1_n_0
    SLICE_X47Y88         LDCE (DToQ_ldce_D_Q)         0.397  4922.418 r  main_design_i/noip_ctrl_0/U0/reg1_reg[29]/Q
                         net (fo=2, routed)           1.175  4923.593    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][26]
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.105  4923.698 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[29]_INST_0/O
                         net (fo=1, routed)           1.294  4924.992    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[29]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.105  4925.097 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=1, routed)           0.000  4925.097    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.235  4919.244    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y92         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism              0.000  4919.244    
                         clock uncertainty           -1.253  4917.991    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)        0.030  4918.021    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                       4918.021    
                         arrival time                       -4925.097    
  -------------------------------------------------------------------
                         slack                                 -7.076    

Slack (VIOLATED) :        -7.056ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.379ns  (clk_fpga_0 rise@4917.026ns - clk_fpga_2 rise@4916.647ns)
  Data Path Delay:        5.913ns  (logic 0.999ns (16.894%)  route 4.914ns (83.106%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 4919.245 - 4917.026 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 4919.111 - 4916.647 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                   4916.647  4916.647 r  
    PS7_X0Y0             PS7                          0.000  4916.647 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994  4917.641    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085  4917.726 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385  4919.111    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.379  4919.490 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          2.201  4921.691    main_design_i/noip_ctrl_0/U0/spiflag
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.105  4921.796 r  main_design_i/noip_ctrl_0/U0/reg1_reg[25]_i_1/O
                         net (fo=1, routed)           0.000  4921.796    main_design_i/noip_ctrl_0/U0/reg1_reg[25]_i_1_n_0
    SLICE_X45Y87         LDCE (DToQ_ldce_D_Q)         0.305  4922.101 r  main_design_i/noip_ctrl_0/U0/reg1_reg[25]/Q
                         net (fo=1, routed)           1.265  4923.366    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][22]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.105  4923.471 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           1.195  4924.666    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[25]
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.105  4924.771 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1_comp/O
                         net (fo=2, routed)           0.253  4925.024    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X37Y94         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4917.026  4917.026 r  
    PS7_X0Y0             PS7                          0.000  4917.026 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905  4917.932    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077  4918.009 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.236  4919.245    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y94         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.000  4919.245    
                         clock uncertainty           -1.253  4917.992    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)       -0.024  4917.968    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                       4917.968    
                         arrival time                       -4925.024    
  -------------------------------------------------------------------
                         slack                                 -7.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.447ns (18.188%)  route 2.011ns (81.812%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          0.484     1.513    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.558 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[4]_i_1/O
                         net (fo=1, routed)           0.452     2.010    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_55
    SLICE_X46Y85         LDCE (DToQ_ldce_D_Q)         0.171     2.181 r  main_design_i/noip_ctrl_0/U0/reg1_reg[4]/Q
                         net (fo=1, routed)           0.385     2.565    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][4]
    SLICE_X47Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.610 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.379     2.989    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[4]
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.045     3.034 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1_comp/O
                         net (fo=2, routed)           0.311     3.345    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X36Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.819     1.185    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y85         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.253     2.438    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.052     2.490    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.447ns (18.002%)  route 2.036ns (81.998%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          0.484     1.513    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X46Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.558 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[4]_i_1/O
                         net (fo=1, routed)           0.452     2.010    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_55
    SLICE_X46Y85         LDCE (DToQ_ldce_D_Q)         0.171     2.181 r  main_design_i/noip_ctrl_0/U0/reg1_reg[4]/Q
                         net (fo=1, routed)           0.385     2.565    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][4]
    SLICE_X47Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.610 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.379     2.989    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[4]
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.045     3.034 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1_comp/O
                         net (fo=2, routed)           0.337     3.371    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y84         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            1.253     2.437    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.064     2.501    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.345ns  (clk_fpga_0 rise@207.987ns - clk_fpga_2 fall@208.332ns)
  Data Path Delay:        2.186ns  (logic 0.413ns (18.890%)  route 1.773ns (81.110%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 209.177 - 207.987 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 209.220 - 208.332 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                    208.332   208.332 f  
    PS7_X0Y0             PS7                          0.000   208.332 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   208.642    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   208.668 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552   209.220    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.167   209.387 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/Q
                         net (fo=2, routed)           0.531   209.918    main_design_i/noip_ctrl_0/U0/read_spi_data[14]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.045   209.963 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   209.963    main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1_n_0
    SLICE_X45Y87         LDCE (DToQ_ldce_D_Q)         0.111   210.074 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]/Q
                         net (fo=1, routed)           0.399   210.473    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][27]
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.045   210.518 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           0.455   210.973    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.045   211.018 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1_comp/O
                         net (fo=2, routed)           0.388   211.406    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X45Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    207.987   207.987 r  
    PS7_X0Y0             PS7                          0.000   207.987 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   208.324    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   208.353 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.824   209.177    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.000   209.177    
                         clock uncertainty            1.253   210.430    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.076   210.506    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                       -210.506    
                         arrival time                         211.406    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.454ns (17.557%)  route 2.132ns (82.443%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          0.556     1.585    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.630 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[7]_i_1/O
                         net (fo=1, routed)           0.509     2.138    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_52
    SLICE_X44Y84         LDCE (DToQ_ldce_D_Q)         0.133     2.271 r  main_design_i/noip_ctrl_0/U0/reg1_reg[7]/Q
                         net (fo=1, routed)           0.345     2.616    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.661 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.335     2.996    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.045     3.041 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.388     3.428    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.045     3.473 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     3.473    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X38Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.815     1.181    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.253     2.434    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.121     2.555    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.345ns  (clk_fpga_0 rise@207.987ns - clk_fpga_2 fall@208.332ns)
  Data Path Delay:        2.216ns  (logic 0.413ns (18.636%)  route 1.803ns (81.364%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 209.177 - 207.987 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 209.220 - 208.332 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                    208.332   208.332 f  
    PS7_X0Y0             PS7                          0.000   208.332 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   208.642    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   208.668 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552   209.220    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.167   209.387 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[14]/Q
                         net (fo=2, routed)           0.531   209.918    main_design_i/noip_ctrl_0/U0/read_spi_data[14]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.045   209.963 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   209.963    main_design_i/noip_ctrl_0/U0/reg1_reg[30]_i_1_n_0
    SLICE_X45Y87         LDCE (DToQ_ldce_D_Q)         0.111   210.074 r  main_design_i/noip_ctrl_0/U0/reg1_reg[30]/Q
                         net (fo=1, routed)           0.399   210.473    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][27]
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.045   210.518 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]_INST_0/O
                         net (fo=1, routed)           0.455   210.973    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.045   211.018 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1_comp/O
                         net (fo=2, routed)           0.418   211.436    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X39Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    207.987   207.987 r  
    PS7_X0Y0             PS7                          0.000   207.987 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   208.324    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   208.353 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.824   209.177    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                         clock pessimism              0.000   209.177    
                         clock uncertainty            1.253   210.430    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.076   210.506    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
  -------------------------------------------------------------------
                         required time                       -210.506    
                         arrival time                         211.436    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.345ns  (clk_fpga_0 rise@207.987ns - clk_fpga_2 fall@208.332ns)
  Data Path Delay:        2.216ns  (logic 0.392ns (17.688%)  route 1.824ns (82.312%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 209.177 - 207.987 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 209.222 - 208.332 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                    208.332   208.332 f  
    PS7_X0Y0             PS7                          0.000   208.332 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   208.642    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   208.668 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.554   209.222    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X47Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.146   209.368 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/Q
                         net (fo=2, routed)           0.613   209.981    main_design_i/noip_ctrl_0/U0/read_spi_data[6]
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.045   210.026 r  main_design_i/noip_ctrl_0/U0/reg1_reg[22]_i_1/O
                         net (fo=1, routed)           0.000   210.026    main_design_i/noip_ctrl_0/U0/reg1_reg[22]_i_1_n_0
    SLICE_X47Y88         LDCE (DToQ_ldce_D_Q)         0.111   210.137 r  main_design_i/noip_ctrl_0/U0/reg1_reg[22]/Q
                         net (fo=1, routed)           0.367   210.504    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][19]
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.045   210.549 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22]_INST_0/O
                         net (fo=1, routed)           0.494   211.043    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.045   211.088 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1_comp/O
                         net (fo=2, routed)           0.350   211.438    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X39Y94         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    207.987   207.987 r  
    PS7_X0Y0             PS7                          0.000   207.987 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   208.324    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   208.353 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.824   209.177    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y94         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.000   209.177    
                         clock uncertainty            1.253   210.430    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.076   210.506    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                       -210.506    
                         arrival time                         211.438    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.345ns  (clk_fpga_0 rise@207.987ns - clk_fpga_2 fall@208.332ns)
  Data Path Delay:        2.218ns  (logic 0.392ns (17.676%)  route 1.826ns (82.324%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 209.177 - 207.987 ) 
    Source Clock Delay      (SCD):    0.890ns = ( 209.222 - 208.332 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                    208.332   208.332 f  
    PS7_X0Y0             PS7                          0.000   208.332 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   208.642    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   208.668 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.554   209.222    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X47Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.146   209.368 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[6]/Q
                         net (fo=2, routed)           0.613   209.981    main_design_i/noip_ctrl_0/U0/read_spi_data[6]
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.045   210.026 r  main_design_i/noip_ctrl_0/U0/reg1_reg[22]_i_1/O
                         net (fo=1, routed)           0.000   210.026    main_design_i/noip_ctrl_0/U0/reg1_reg[22]_i_1_n_0
    SLICE_X47Y88         LDCE (DToQ_ldce_D_Q)         0.111   210.137 r  main_design_i/noip_ctrl_0/U0/reg1_reg[22]/Q
                         net (fo=1, routed)           0.367   210.504    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][19]
    SLICE_X47Y88         LUT6 (Prop_lut6_I1_O)        0.045   210.549 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22]_INST_0/O
                         net (fo=1, routed)           0.494   211.043    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.045   211.088 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1_comp/O
                         net (fo=2, routed)           0.352   211.440    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X39Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    207.987   207.987 r  
    PS7_X0Y0             PS7                          0.000   207.987 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   208.324    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   208.353 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.824   209.177    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y93         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism              0.000   209.177    
                         clock uncertainty            1.253   210.430    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.076   210.506    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                       -210.506    
                         arrival time                         211.440    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.409ns (15.913%)  route 2.161ns (84.087%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          0.556     1.585    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spiflag
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.630 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/reg1_reg[7]_i_1/O
                         net (fo=1, routed)           0.509     2.138    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_52
    SLICE_X44Y84         LDCE (DToQ_ldce_D_Q)         0.133     2.271 r  main_design_i/noip_ctrl_0/U0/reg1_reg[7]/Q
                         net (fo=1, routed)           0.345     2.616    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.661 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.335     2.996    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.045     3.041 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.417     3.458    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.815     1.181    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y81         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.253     2.434    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.078     2.512    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/spiflag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.454ns (17.446%)  route 2.148ns (82.554%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/spiflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/spiflag_reg/Q
                         net (fo=30, routed)          0.557     1.586    main_design_i/noip_ctrl_0/U0/spiflag
    SLICE_X49Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.631 r  main_design_i/noip_ctrl_0/U0/reg1_reg[16]_i_1/O
                         net (fo=1, routed)           0.493     2.124    main_design_i/noip_ctrl_0/U0/reg1_reg[16]_i_1_n_0
    SLICE_X49Y86         LDCE (DToQ_ldce_D_Q)         0.133     2.257 r  main_design_i/noip_ctrl_0/U0/reg1_reg[16]/Q
                         net (fo=1, routed)           0.401     2.658    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][13]
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.703 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[16]_INST_0/O
                         net (fo=2, routed)           0.300     3.003    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[16]
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.045     3.048 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_replica/O
                         net (fo=1, routed)           0.397     3.445    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0_repN
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.045     3.490 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     3.490    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X43Y92         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.823     1.189    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y92         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.253     2.442    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091     2.533    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.345ns  (clk_fpga_0 rise@207.987ns - clk_fpga_2 fall@208.332ns)
  Data Path Delay:        2.260ns  (logic 0.392ns (17.346%)  route 1.868ns (82.655%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 209.177 - 207.987 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 209.220 - 208.332 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                    208.332   208.332 f  
    PS7_X0Y0             PS7                          0.000   208.332 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310   208.642    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   208.668 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552   209.220    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.146   209.366 r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/Q
                         net (fo=2, routed)           0.646   210.012    main_design_i/noip_ctrl_0/U0/read_spi_data[9]
    SLICE_X45Y87         LUT2 (Prop_lut2_I1_O)        0.045   210.057 r  main_design_i/noip_ctrl_0/U0/reg1_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   210.057    main_design_i/noip_ctrl_0/U0/reg1_reg[25]_i_1_n_0
    SLICE_X45Y87         LDCE (DToQ_ldce_D_Q)         0.111   210.168 r  main_design_i/noip_ctrl_0/U0/reg1_reg[25]/Q
                         net (fo=1, routed)           0.573   210.741    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31][22]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.045   210.786 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[25]_INST_0/O
                         net (fo=1, routed)           0.649   211.435    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[25]
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.045   211.480 r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1_comp/O
                         net (fo=2, routed)           0.000   211.480    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X39Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    207.987   207.987 r  
    PS7_X0Y0             PS7                          0.000   207.987 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   208.324    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   208.353 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.824   209.177    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                         clock pessimism              0.000   209.177    
                         clock uncertainty            1.253   210.430    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091   210.521    main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                       -210.521    
                         arrival time                         211.480    
  -------------------------------------------------------------------
                         slack                                  0.959    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            9  Failing Endpoints,  Worst Slack       -5.954ns,  Total Violation      -48.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.954ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        4.522ns  (logic 0.945ns (20.896%)  route 3.577ns (79.104%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 668.877 - 666.664 ) 
    Source Clock Delay      (SCD):    2.462ns = ( 669.087 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.383   669.087    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.398   669.485 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=4, routed)           0.901   670.386    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/spi_addr[4]
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.232   670.618 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_23/O
                         net (fo=1, routed)           0.754   671.373    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_23_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.105   671.478 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_11_comp_1/O
                         net (fo=1, routed)           0.958   672.436    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_11_n_0
    SLICE_X45Y85         LUT4 (Prop_lut4_I1_O)        0.105   672.541 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_5_comp/O
                         net (fo=1, routed)           0.964   673.505    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_5_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I2_O)        0.105   673.610 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_1_comp/O
                         net (fo=1, routed)           0.000   673.610    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_60
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230   668.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
                         clock pessimism              0.000   668.877    
                         clock uncertainty           -1.253   667.624    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)        0.032   667.656    main_design_i/noip_ctrl_0/U0/mosi_reg
  -------------------------------------------------------------------
                         required time                        667.656    
                         arrival time                        -673.610    
  -------------------------------------------------------------------
                         slack                                 -5.954    

Slack (VIOLATED) :        -5.383ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.783ns  (logic 0.589ns (15.571%)  route 3.194ns (84.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 668.879 - 666.664 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 669.090 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.386   669.090    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379   669.469 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=6, routed)           1.200   670.669    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.105   670.774 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           1.085   671.859    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105   671.964 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909   672.873    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232   668.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                         clock pessimism              0.000   668.879    
                         clock uncertainty           -1.253   667.626    
    SLICE_X42Y87         FDPE (Setup_fdpe_C_CE)      -0.136   667.490    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]
  -------------------------------------------------------------------
                         required time                        667.490    
                         arrival time                        -672.873    
  -------------------------------------------------------------------
                         slack                                 -5.383    

Slack (VIOLATED) :        -5.383ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.783ns  (logic 0.589ns (15.571%)  route 3.194ns (84.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 668.879 - 666.664 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 669.090 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.386   669.090    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379   669.469 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=6, routed)           1.200   670.669    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.105   670.774 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           1.085   671.859    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105   671.964 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909   672.873    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232   668.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
                         clock pessimism              0.000   668.879    
                         clock uncertainty           -1.253   667.626    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136   667.490    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]
  -------------------------------------------------------------------
                         required time                        667.490    
                         arrival time                        -672.873    
  -------------------------------------------------------------------
                         slack                                 -5.383    

Slack (VIOLATED) :        -5.383ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.783ns  (logic 0.589ns (15.571%)  route 3.194ns (84.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 668.879 - 666.664 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 669.090 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.386   669.090    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379   669.469 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=6, routed)           1.200   670.669    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.105   670.774 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           1.085   671.859    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105   671.964 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909   672.873    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232   668.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                         clock pessimism              0.000   668.879    
                         clock uncertainty           -1.253   667.626    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136   667.490    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]
  -------------------------------------------------------------------
                         required time                        667.490    
                         arrival time                        -672.873    
  -------------------------------------------------------------------
                         slack                                 -5.383    

Slack (VIOLATED) :        -5.383ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.783ns  (logic 0.589ns (15.571%)  route 3.194ns (84.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 668.879 - 666.664 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 669.090 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.386   669.090    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379   669.469 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=6, routed)           1.200   670.669    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.105   670.774 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           1.085   671.859    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105   671.964 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909   672.873    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232   668.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
                         clock pessimism              0.000   668.879    
                         clock uncertainty           -1.253   667.626    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136   667.490    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]
  -------------------------------------------------------------------
                         required time                        667.490    
                         arrival time                        -672.873    
  -------------------------------------------------------------------
                         slack                                 -5.383    

Slack (VIOLATED) :        -5.383ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.783ns  (logic 0.589ns (15.571%)  route 3.194ns (84.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 668.879 - 666.664 ) 
    Source Clock Delay      (SCD):    2.465ns = ( 669.090 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.386   669.090    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379   669.469 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=6, routed)           1.200   670.669    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_rvalid_reg_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.105   670.774 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           1.085   671.859    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.105   671.964 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.909   672.873    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.232   668.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
                         clock pessimism              0.000   668.879    
                         clock uncertainty           -1.253   667.626    
    SLICE_X42Y87         FDCE (Setup_fdce_C_CE)      -0.136   667.490    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]
  -------------------------------------------------------------------
                         required time                        667.490    
                         arrival time                        -672.873    
  -------------------------------------------------------------------
                         slack                                 -5.383    

Slack (VIOLATED) :        -5.259ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.829ns  (logic 0.589ns (15.382%)  route 3.240ns (84.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 668.877 - 666.664 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 669.085 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.381   669.085    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.379   669.464 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=6, routed)           1.621   671.085    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[2]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.105   671.190 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/ss_n[0]_i_2/O
                         net (fo=3, routed)           1.619   672.809    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_6
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105   672.914 r  main_design_i/noip_ctrl_0/U0/ss_n[0]_i_1/O
                         net (fo=1, routed)           0.000   672.914    main_design_i/noip_ctrl_0/U0/ss_n[0]_i_1_n_0
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230   668.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                         clock pessimism              0.000   668.877    
                         clock uncertainty           -1.253   667.624    
    SLICE_X45Y86         FDPE (Setup_fdpe_C_D)        0.032   667.656    main_design_i/noip_ctrl_0/U0/ss_n_reg[0]
  -------------------------------------------------------------------
                         required time                        667.656    
                         arrival time                        -672.914    
  -------------------------------------------------------------------
                         slack                                 -5.259    

Slack (VIOLATED) :        -5.177ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.748ns  (logic 0.589ns (15.715%)  route 3.159ns (84.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 668.877 - 666.664 ) 
    Source Clock Delay      (SCD):    2.460ns = ( 669.085 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.381   669.085    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.379   669.464 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=6, routed)           1.621   671.085    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[2]
    SLICE_X42Y84         LUT2 (Prop_lut2_I1_O)        0.105   671.190 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/ss_n[0]_i_2/O
                         net (fo=3, routed)           1.538   672.728    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_6
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.105   672.833 r  main_design_i/noip_ctrl_0/U0/ss_n[1]_i_1/O
                         net (fo=1, routed)           0.000   672.833    main_design_i/noip_ctrl_0/U0/ss_n[1]_i_1_n_0
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230   668.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                         clock pessimism              0.000   668.877    
                         clock uncertainty           -1.253   667.624    
    SLICE_X45Y86         FDPE (Setup_fdpe_C_D)        0.033   667.657    main_design_i/noip_ctrl_0/U0/ss_n_reg[1]
  -------------------------------------------------------------------
                         required time                        667.657    
                         arrival time                        -672.833    
  -------------------------------------------------------------------
                         slack                                 -5.177    

Slack (VIOLATED) :        -5.022ns  (required time - arrival time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_fpga_2 rise@666.664ns - clk_fpga_0 rise@666.625ns)
  Data Path Delay:        3.588ns  (logic 0.484ns (13.489%)  route 3.104ns (86.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 668.877 - 666.664 ) 
    Source Clock Delay      (SCD):    2.464ns = ( 669.089 - 666.625 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    666.625   666.625 r  
    PS7_X0Y0             PS7                          0.000   666.625 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994   667.619    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085   667.704 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.385   669.089    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y86         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.379   669.468 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=10, routed)          3.104   672.572    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I3_O)        0.105   672.677 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/rising_spi_process.mode_i_1/O
                         net (fo=1, routed)           0.000   672.677    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_59
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    666.664   666.664 r  
    PS7_X0Y0             PS7                          0.000   666.664 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905   667.570    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   667.647 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230   668.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
                         clock pessimism              0.000   668.877    
                         clock uncertainty           -1.253   667.624    
    SLICE_X44Y86         FDCE (Setup_fdce_C_D)        0.032   667.656    main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg
  -------------------------------------------------------------------
                         required time                        667.656    
                         arrival time                        -672.677    
  -------------------------------------------------------------------
                         slack                                 -5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.365ns (21.206%)  route 1.356ns (78.795%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y86         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=2, routed)           0.643     1.672    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[24]
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_18/O
                         net (fo=1, routed)           0.000     1.717    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_18_n_0
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.071     1.788 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_reg_i_8/O
                         net (fo=1, routed)           0.713     2.501    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_reg_i_8_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.108     2.609 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/mosi_i_1_comp/O
                         net (fo=1, routed)           0.000     2.609    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_60
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819     1.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.253     2.438    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.092     2.530    main_design_i/noip_ctrl_0/U0/mosi_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.231ns (13.088%)  route 1.534ns (86.912%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=6, routed)           0.774     1.802    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[3]
    SLICE_X42Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.847 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/ss_n[0]_i_2/O
                         net (fo=3, routed)           0.760     2.607    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_6
    SLICE_X45Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.652 r  main_design_i/noip_ctrl_0/U0/ss_n[1]_i_1/O
                         net (fo=1, routed)           0.000     2.652    main_design_i/noip_ctrl_0/U0/ss_n[1]_i_1_n_0
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819     1.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.253     2.438    
    SLICE_X45Y86         FDPE (Hold_fdpe_C_D)         0.092     2.530    main_design_i/noip_ctrl_0/U0/ss_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=10, routed)          0.501     1.530    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.575 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           0.509     2.084    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.424     2.553    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDPE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.253     2.439    
    SLICE_X42Y87         FDPE (Hold_fdpe_C_CE)       -0.016     2.423    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=10, routed)          0.501     1.530    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.575 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           0.509     2.084    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.424     2.553    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.253     2.439    
    SLICE_X42Y87         FDCE (Hold_fdce_C_CE)       -0.016     2.423    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=10, routed)          0.501     1.530    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.575 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           0.509     2.084    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.424     2.553    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.253     2.439    
    SLICE_X42Y87         FDCE (Hold_fdce_C_CE)       -0.016     2.423    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=10, routed)          0.501     1.530    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.575 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           0.509     2.084    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.424     2.553    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.253     2.439    
    SLICE_X42Y87         FDCE (Hold_fdce_C_CE)       -0.016     2.423    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=10, routed)          0.501     1.530    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[1]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.575 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7/O
                         net (fo=1, routed)           0.509     2.084    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_7_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.129 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_SPIState[4]_i_1/O
                         net (fo=5, routed)           0.424     2.553    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_14
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.820     1.186    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X42Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            1.253     2.439    
    SLICE_X42Y87         FDCE (Hold_fdce_C_CE)       -0.016     2.423    main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.231ns (12.740%)  route 1.582ns (87.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=6, routed)           0.774     1.802    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[3]
    SLICE_X42Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/ss_n[0]_i_2/O
                         net (fo=3, routed)           0.808     2.655    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_6
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.045     2.700 r  main_design_i/noip_ctrl_0/U0/ss_n[0]_i_1/O
                         net (fo=1, routed)           0.000     2.700    main_design_i/noip_ctrl_0/U0/ss_n[0]_i_1_n_0
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819     1.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.253     2.438    
    SLICE_X45Y86         FDPE (Hold_fdpe_C_D)         0.092     2.530    main_design_i/noip_ctrl_0/U0/ss_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.186ns (10.229%)  route 1.632ns (89.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.253ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.505ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.552     0.888    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=10, routed)          1.632     2.661    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/Q[0]
    SLICE_X44Y86         LUT5 (Prop_lut5_I1_O)        0.045     2.706 r  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/rising_spi_process.mode_i_1/O
                         net (fo=1, routed)           0.000     2.706    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_59
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.819     1.185    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            1.253     2.438    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.092     2.530    main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.319ns,  Total Violation      -11.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.728ns  (logic 0.484ns (28.007%)  route 1.244ns (71.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.353  4808.571    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.676 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.891  4809.567    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.754    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.248    
                         arrival time                       -4809.567    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.316ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.719ns  (logic 0.484ns (28.159%)  route 1.235ns (71.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.353  4808.571    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.676 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.882  4809.558    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.242    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.242    
                         arrival time                       -4809.558    
  -------------------------------------------------------------------
                         slack                                 -2.316    

Slack (VIOLATED) :        -2.276ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.682ns  (logic 0.484ns (28.781%)  route 1.198ns (71.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 4807.838 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.353  4808.571    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.676 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.845  4809.521    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.614  4807.838    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.838    
                         clock uncertainty           -0.087  4807.751    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.245    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.245    
                         arrival time                       -4809.521    
  -------------------------------------------------------------------
                         slack                                 -2.276    

Slack (VIOLATED) :        -2.272ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.798%)  route 1.197ns (71.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.353  4808.571    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.676 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.844  4809.520    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.754    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.248    
                         arrival time                       -4809.520    
  -------------------------------------------------------------------
                         slack                                 -2.272    

Slack (VIOLATED) :        -2.115ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.515ns  (logic 0.484ns (31.953%)  route 1.031ns (68.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.353  4808.571    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.676 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.678  4809.354    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.239    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.239    
                         arrival time                       -4809.354    
  -------------------------------------------------------------------
                         slack                                 -2.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.793%)  route 0.596ns (76.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.204     1.386    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.392     1.823    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.418    main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.152%)  route 0.654ns (77.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.204     1.386    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.450     1.881    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.297     1.447    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.447    
                         clock uncertainty            0.087     1.534    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.428    main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.152%)  route 0.654ns (77.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.204     1.386    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.450     1.881    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.445    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.087     1.532    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.426    main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.625%)  route 0.674ns (78.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.204     1.386    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.470     1.901    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.296     1.446    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.446    
                         clock uncertainty            0.087     1.533    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.427    main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_0_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.558%)  route 0.677ns (78.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.204     1.386    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica/O
                         net (fo=5, routed)           0.473     1.904    main_design_i/lvds_selectio_data_0/inst/Res[0]_repN_alias
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.291     1.441    main_design_i/lvds_selectio_data_0/inst/clk_div_out
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.441    
                         clock uncertainty            0.087     1.528    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.422    main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :            5  Failing Endpoints,  Worst Slack       -2.826ns,  Total Violation      -13.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.826ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        2.235ns  (logic 0.484ns (21.654%)  route 1.751ns (78.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.917  4809.135    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.105  4809.240 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.834  4810.075    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.755    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.249    
                         arrival time                       -4810.075    
  -------------------------------------------------------------------
                         slack                                 -2.826    

Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        2.147ns  (logic 0.484ns (22.539%)  route 1.663ns (77.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 4807.842 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.917  4809.135    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.105  4809.240 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.746  4809.987    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.617  4807.842    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.842    
                         clock uncertainty           -0.087  4807.755    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.249    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.249    
                         arrival time                       -4809.987    
  -------------------------------------------------------------------
                         slack                                 -2.738    

Slack (VIOLATED) :        -2.637ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        2.045ns  (logic 0.484ns (23.670%)  route 1.561ns (76.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 4807.840 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.917  4809.135    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.105  4809.240 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.644  4809.884    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.615  4807.840    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.840    
                         clock uncertainty           -0.087  4807.753    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.247    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.247    
                         arrival time                       -4809.884    
  -------------------------------------------------------------------
                         slack                                 -2.637    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.987ns  (logic 0.484ns (24.354%)  route 1.503ns (75.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 4807.837 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.874  4809.092    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.105  4809.197 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_2/O
                         net (fo=2, routed)           0.630  4809.827    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_2_alias
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.612  4807.837    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.837    
                         clock uncertainty           -0.087  4807.750    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.244    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.244    
                         arrival time                       -4809.827    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.747ns  (logic 0.484ns (27.698%)  route 1.263ns (72.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.874  4809.092    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.105  4809.197 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_2/O
                         net (fo=2, routed)           0.390  4809.586    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_2_alias
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506  4807.241    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                       4807.241    
                         arrival time                       -4809.587    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.503%)  route 0.605ns (76.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.390     1.572    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.617 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_2/O
                         net (fo=2, routed)           0.216     1.832    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_2_alias
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.288     1.438    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.087     1.526    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.420    main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.467%)  route 0.723ns (79.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.402     1.584    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.321     1.950    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.295     1.445    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.087     1.533    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.427    main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.455%)  route 0.723ns (79.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.390     1.572    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.617 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_2/O
                         net (fo=2, routed)           0.334     1.950    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_2_alias
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.292     1.442    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.442    
                         clock uncertainty            0.087     1.530    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.424    main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.186ns (19.207%)  route 0.782ns (80.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.402     1.584    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.380     2.009    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.298     1.448    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.448    
                         clock uncertainty            0.087     1.536    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.430    main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             lvds_selectio_data_1_clk_div_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.559%)  route 0.816ns (81.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 f  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.402     1.584    main_design_i/selectio_reset_inverter/Op1[0]
    SLICE_X112Y117       LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  main_design_i/selectio_reset_inverter/Res[0]_INST_0_replica_1/O
                         net (fo=3, routed)           0.414     2.043    main_design_i/lvds_selectio_data_1/inst/Res[0]_repN_1_alias
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.297     1.447    main_design_i/lvds_selectio_data_1/inst/clk_div_out
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.447    
                         clock uncertainty            0.087     1.535    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106     1.429    main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.484ns (12.449%)  route 3.404ns (87.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.544 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.186     6.694    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.228     7.544    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]/C
                         clock pessimism              0.109     7.652    
                         clock uncertainty           -0.087     7.565    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.234    main_design_i/noip_ctrl_0/U0/startup_process.id_reg[0]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.484ns (12.449%)  route 3.404ns (87.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.544 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.186     6.694    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y84         FDPE                                         f  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.228     7.544    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                         clock pessimism              0.109     7.652    
                         clock uncertainty           -0.087     7.565    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.292     7.273    main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.484ns (12.449%)  route 3.404ns (87.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 7.544 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.186     6.694    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X49Y84         FDPE                                         f  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.228     7.544    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                         clock pessimism              0.109     7.652    
                         clock uncertainty           -0.087     7.565    
    SLICE_X49Y84         FDPE (Recov_fdpe_C_PRE)     -0.292     7.273    main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.484ns (12.726%)  route 3.319ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.101     6.609    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y83         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[1]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.258     7.298    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[1]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.484ns (12.726%)  route 3.319ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.101     6.609    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y83         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[2]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.258     7.298    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[2]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.484ns (12.726%)  route 3.319ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.101     6.609    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y83         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.258     7.298    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[7]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.484ns (12.726%)  route 3.319ns (87.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         1.101     6.609    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X50Y83         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y83         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.258     7.298    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[8]
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.484ns (13.076%)  route 3.217ns (86.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.999     6.507    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[10]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.225    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[10]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.484ns (13.076%)  route 3.217ns (86.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.999     6.507    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[3]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.225    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[3]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.484ns (13.076%)  route 3.217ns (86.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 7.535 - 5.333 ) 
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          2.218     5.403    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y85         LUT1 (Prop_lut1_I0_O)        0.105     5.508 f  main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/noip_reset_n[0]_i_2/O
                         net (fo=159, routed)         0.999     6.507    main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst_n_1
    SLICE_X51Y84         FDCE                                         f  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     6.239    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.316 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.219     7.535    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X51Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[4]/C
                         clock pessimism              0.109     7.643    
                         clock uncertainty           -0.087     7.556    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.331     7.225    main_design_i/noip_ctrl_0/U0/FSM_onehot_StartupState_reg[4]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.290%)  route 0.249ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDPE (Prop_fdpe_C_Q)         0.148     1.032 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.280    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X48Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.002    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.290%)  route 0.249ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDPE (Prop_fdpe_C_Q)         0.148     1.032 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.249     1.280    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y30         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.819     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X48Y30         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDPE (Remov_fdpe_C_PRE)     -0.148     1.002    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.259%)  route 0.168ns (56.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.013 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.168     1.180    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X50Y28         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.813     1.179    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     0.898    
    SLICE_X50Y28         FDPE (Remov_fdpe_C_PRE)     -0.125     0.773    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.259%)  route 0.168ns (56.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.013 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.168     1.180    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X50Y28         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.813     1.179    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y28         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     0.898    
    SLICE_X50Y28         FDPE (Remov_fdpe_C_PRE)     -0.125     0.773    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.536%)  route 0.404ns (68.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y29         FDRE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.160     1.185    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/p_0_in[2]
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.244     1.474    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y29         FDCE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.818     1.184    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y29         FDCE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_0_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.618ns,  Total Violation      -23.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.193ns  (logic 0.484ns (40.581%)  route 0.709ns (59.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.419  4809.032    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    SLICE_X109Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.414    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.414    
                         arrival time                       -4809.032    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.193ns  (logic 0.484ns (40.581%)  route 0.709ns (59.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.419  4809.032    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X109Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X109Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    SLICE_X109Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.414    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.414    
                         arrival time                       -4809.032    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.027%)  route 0.696ns (58.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.406  4809.019    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X107Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X107Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    SLICE_X107Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.414    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.414    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.605    

Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.027%)  route 0.696ns (58.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.406  4809.019    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X107Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X107Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    SLICE_X107Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.414    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.414    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.605    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.021%)  route 0.696ns (58.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.407  4809.020    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.417    main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                       4807.417    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.021%)  route 0.696ns (58.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.407  4809.020    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X113Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    SLICE_X113Y122       FDCE (Recov_fdce_C_CLR)     -0.331  4807.417    main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.417    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.021%)  route 0.696ns (58.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.407  4809.020    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    SLICE_X112Y122       FDCE (Recov_fdce_C_CLR)     -0.292  4807.456    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.456    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.021%)  route 0.696ns (58.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.407  4809.020    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    SLICE_X112Y122       FDCE (Recov_fdce_C_CLR)     -0.292  4807.456    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                       4807.456    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.563ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.021%)  route 0.696ns (58.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 4807.835 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.407  4809.020    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.611  4807.835    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000  4807.835    
                         clock uncertainty           -0.087  4807.748    
    SLICE_X112Y122       FDCE (Recov_fdce_C_CLR)     -0.292  4807.456    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                       4807.456    
                         arrival time                       -4809.019    
  -------------------------------------------------------------------
                         slack                                 -1.563    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (recovery check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_0_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.193ns  (logic 0.484ns (40.581%)  route 0.709ns (59.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.289  4808.508    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.613 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.419  4809.032    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X108Y124       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    K17                                               0.000  4805.248 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836  4806.083 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.745    
    SLICE_X108Y124       FDPE (Recov_fdpe_C_PRE)     -0.258  4807.487    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.487    
                         arrival time                       -4809.032    
  -------------------------------------------------------------------
                         slack                                 -1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.193     1.581    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X108Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.521    
    SLICE_X108Y124       FDCE (Remov_fdce_C_CLR)     -0.067     1.454    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.136%)  route 0.359ns (65.864%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.199     1.586    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y122       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.287     1.437    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X112Y122       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000     1.437    
                         clock uncertainty            0.087     1.524    
    SLICE_X112Y122       FDCE (Remov_fdce_C_CLR)     -0.067     1.457    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.465%)  route 0.354ns (65.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.193     1.581    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X108Y124       FDPE                                         f  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X108Y124       FDPE                                         r  main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.521    
    SLICE_X108Y124       FDPE (Remov_fdpe_C_PRE)     -0.071     1.450    main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_0_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_0_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.916%)  route 0.347ns (65.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.160     1.342    main_design_i/noip_lvds_stream_0/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.387 f  main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.186     1.574    main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0
    SLICE_X107Y124       FDCE                                         f  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_0_clk_div_out rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_0/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_0/U0/lvds_clk_div
    SLICE_X107Y124       FDCE                                         r  main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.521    
    SLICE_X107Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.429    main_design_i/noip_lvds_stream_0/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  lvds_selectio_data_1_clk_div_out

Setup :           15  Failing Endpoints,  Worst Slack       -1.549ns,  Total Violation      -23.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.125ns  (logic 0.484ns (43.014%)  route 0.641ns (56.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.282  4808.964    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4808.965    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.125ns  (logic 0.484ns (43.014%)  route 0.641ns (56.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.282  4808.964    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4808.965    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.125ns  (logic 0.484ns (43.014%)  route 0.641ns (56.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.282  4808.964    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4808.965    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.125ns  (logic 0.484ns (43.014%)  route 0.641ns (56.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 4807.834 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.282  4808.964    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X113Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.609  4807.834    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X113Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]/C
                         clock pessimism              0.000  4807.834    
                         clock uncertainty           -0.087  4807.747    
    SLICE_X113Y123       FDCE (Recov_fdce_C_CLR)     -0.331  4807.416    main_design_i/noip_lvds_stream_1/U0/bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.416    
                         arrival time                       -4808.965    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.124ns  (logic 0.484ns (43.062%)  route 0.640ns (56.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.281  4808.963    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.963    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.124ns  (logic 0.484ns (43.062%)  route 0.640ns (56.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.281  4808.963    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.963    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.124ns  (logic 0.484ns (43.062%)  route 0.640ns (56.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.281  4808.963    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[8]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.963    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.120ns  (logic 0.484ns (43.206%)  route 0.636ns (56.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.277  4808.959    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.959    
  -------------------------------------------------------------------
                         slack                                 -1.545    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.120ns  (logic 0.484ns (43.206%)  route 0.636ns (56.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.277  4808.959    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.959    
  -------------------------------------------------------------------
                         slack                                 -1.545    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (recovery check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.214ns  (lvds_selectio_data_1_clk_div_out rise@4805.248ns - clk_fpga_0 rise@4805.033ns)
  Data Path Delay:        1.120ns  (logic 0.484ns (43.206%)  route 0.636ns (56.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 4807.833 - 4805.248 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 4807.839 - 4805.033 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4805.033  4805.033 r  
    PS7_X0Y0             PS7                          0.000  4805.033 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994  4806.027    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085  4806.112 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727  4807.839    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379  4808.218 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.359  4808.577    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.105  4808.682 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.277  4808.959    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                   4805.248  4805.248 r  
    J18                                               0.000  4805.248 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000  4805.248    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837  4806.084 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.415  4806.499    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.726  4807.225 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.608  4807.833    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000  4807.833    
                         clock uncertainty           -0.087  4807.746    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.331  4807.415    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                       4807.415    
                         arrival time                       -4808.959    
  -------------------------------------------------------------------
                         slack                                 -1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.549%)  route 0.337ns (64.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.564    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.456    main_design_i/noip_lvds_stream_1/U0/fifo_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.549%)  route 0.337ns (64.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.131     1.564    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X112Y123       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.285     1.435    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X112Y123       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]/C
                         clock pessimism              0.000     1.435    
                         clock uncertainty            0.087     1.523    
    SLICE_X112Y123       FDCE (Remov_fdce_C_CLR)     -0.067     1.456    main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.384%)  route 0.325ns (63.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.119     1.552    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X111Y124       FDPE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X111Y124       FDPE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X111Y124       FDPE (Remov_fdpe_C_PRE)     -0.095     1.427    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.120%)  route 0.329ns (63.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.123     1.556    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
                            (removal check against rising-edge clock lvds_selectio_data_1_clk_div_out  {rise@0.000ns fall@13.888ns period=27.776ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lvds_selectio_data_1_clk_div_out rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.120%)  route 0.329ns (63.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.206     1.388    main_design_i/noip_lvds_stream_1/U0/s00_axis_aresetn
    SLICE_X112Y124       LUT1 (Prop_lut1_I0_O)        0.045     1.433 f  main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3/O
                         net (fo=15, routed)          0.123     1.556    main_design_i/noip_lvds_stream_1/U0/bitslip[3]_i_3_n_0
    SLICE_X110Y124       FDCE                                         f  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lvds_selectio_data_1_clk_div_out rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  main_design_i/lvds_selectio_data_1/inst/clkout_buf_inst/O
                         net (fo=66, routed)          0.284     1.434    main_design_i/noip_lvds_stream_1/U0/lvds_clk_div
    SLICE_X110Y124       FDCE                                         r  main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]/C
                         clock pessimism              0.000     1.434    
                         clock uncertainty            0.087     1.522    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.092     1.430    main_design_i/noip_lvds_stream_1/U0/FSM_onehot_DState_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.126    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.105ns (8.578%)  route 1.119ns (91.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.119     1.119    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.105     1.224 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.224    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y89         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.284     2.267    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y89         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.045ns (7.449%)  route 0.559ns (92.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.559     0.559    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.604 r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.604    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y89         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.846     1.212    main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y89         FDRE                                         r  main_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 0.484ns (7.209%)  route 6.230ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.938     9.123    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.105     9.228 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.291     9.520    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.391     2.373    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 0.484ns (7.209%)  route 6.230ns (92.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.938     9.123    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X3Y34          LUT1 (Prop_lut1_I0_O)        0.105     9.228 f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.291     9.520    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y34          FDPE                                         f  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.391     2.373    main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y34          FDPE                                         r  main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.251ns  (logic 0.484ns (7.743%)  route 5.767ns (92.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.366     8.551    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.105     8.656 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     9.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y37         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.322     2.304    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.251ns  (logic 0.484ns (7.743%)  route 5.767ns (92.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          5.366     8.551    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X21Y37         LUT1 (Prop_lut1_I0_O)        0.105     8.656 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.401     9.057    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y37         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.322     2.304    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y37         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 0.484ns (9.541%)  route 4.589ns (90.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.207     7.392    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.105     7.497 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.381     7.879    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y21         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.241     2.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y21         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 0.484ns (9.541%)  route 4.589ns (90.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.207     7.392    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X43Y18         LUT1 (Prop_lut1_I0_O)        0.105     7.497 f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.381     7.879    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y21         FDPE                                         f  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.241     2.223    main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y21         FDPE                                         r  main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.484ns (9.706%)  route 4.502ns (90.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.098     7.283    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X52Y29         LUT1 (Prop_lut1_I0_O)        0.105     7.388 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405     7.792    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y29         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.233     2.215    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.484ns (9.706%)  route 4.502ns (90.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.098     7.283    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X52Y29         LUT1 (Prop_lut1_I0_O)        0.105     7.388 f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.405     7.792    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y29         FDPE                                         f  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.233     2.215    main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y29         FDPE                                         r  main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.379ns (9.642%)  route 3.552ns (90.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.727     2.806    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.379     3.185 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          3.552     6.737    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X36Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.228     2.211    main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X36Y81         FDRE                                         r  main_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.127ns (27.093%)  route 3.033ns (72.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.463     2.542    main_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.127     3.669 r  main_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=8, routed)           3.033     6.702    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[26]
    SLICE_X39Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.235     2.218    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X39Y59         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]/Q
                         net (fo=1, routed)           0.107     1.114    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[26]
    SLICE_X41Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.808     1.174    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]/Q
                         net (fo=1, routed)           0.107     1.114    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[8]
    SLICE_X37Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.808     1.174    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.546     0.882    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/Q
                         net (fo=1, routed)           0.107     1.116    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[17]
    SLICE_X43Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.811     1.177    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y72         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.547     0.883    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X41Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]/Q
                         net (fo=1, routed)           0.107     1.117    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[20]
    SLICE_X41Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X41Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.547     0.883    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X39Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/Q
                         net (fo=1, routed)           0.107     1.117    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[22]
    SLICE_X39Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.812     1.178    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X39Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y69         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.107     1.118    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[1]
    SLICE_X43Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.813     1.179    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.549     0.885    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X35Y70         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.107     1.119    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[4]
    SLICE_X35Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.813     1.179    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X35Y71         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.550     0.886    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X43Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]/Q
                         net (fo=1, routed)           0.107     1.120    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[19]
    SLICE_X43Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.815     1.181    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X43Y68         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.551     0.887    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X37Y66         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]/Q
                         net (fo=1, routed)           0.107     1.121    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[5]
    SLICE_X37Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.816     1.182    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X37Y67         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.544     0.880    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X44Y73         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/Q
                         net (fo=1, routed)           0.114     1.122    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/prmry_vect_in[21]
    SLICE_X44Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.808     1.174    main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X44Y74         FDRE                                         r  main_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 3.788ns (61.750%)  route 2.346ns (38.250%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.346     2.815    hdmi_data_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         3.319     6.134 r  hdmi_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.134    hdmi_data[15]
    Y19                                                               r  hdmi_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.032ns  (logic 3.794ns (62.894%)  route 2.238ns (37.106%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.238     2.707    hdmi_data_OBUF[14]
    Y18                  OBUF (Prop_obuf_I_O)         3.325     6.032 r  hdmi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.032    hdmi_data[14]
    Y18                                                               r  hdmi_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 3.800ns (63.786%)  route 2.157ns (36.214%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.157     2.626    hdmi_data_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.331     5.957 r  hdmi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.957    hdmi_data[0]
    T16                                                               r  hdmi_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 3.798ns (64.159%)  route 2.122ns (35.841%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.122     2.591    hdmi_data_OBUF[13]
    W20                  OBUF (Prop_obuf_I_O)         3.329     5.919 r  hdmi_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.919    hdmi_data[13]
    W20                                                               r  hdmi_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 3.817ns (65.104%)  route 2.046ns (34.896%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.046     2.515    hdmi_data_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.348     5.864 r  hdmi_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.864    hdmi_data[1]
    U17                                                               r  hdmi_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.792ns (65.416%)  route 2.005ns (34.584%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          2.005     2.474    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         3.323     5.797 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.797    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 3.847ns (66.636%)  route 1.926ns (33.364%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.926     2.395    hdmi_data_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         3.378     5.774 r  hdmi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.774    hdmi_data[2]
    V15                                                               r  hdmi_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.848ns (68.053%)  route 1.807ns (31.947%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.807     2.276    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         3.379     5.655 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.655    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.755ns (66.542%)  route 1.888ns (33.458%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.888     2.357    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         3.286     5.643 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.643    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 3.754ns (67.945%)  route 1.771ns (32.055%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.469     0.469 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          1.771     2.240    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         3.285     5.525 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.525    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.380ns (80.427%)  route 0.336ns (19.573%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.336     0.499    hdmi_data_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.217     1.716 r  hdmi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.716    hdmi_data[6]
    N18                                                               r  hdmi_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.395ns (79.733%)  route 0.355ns (20.267%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.355     0.518    hdmi_data_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         1.232     1.749 r  hdmi_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.749    hdmi_data[7]
    P19                                                               r  hdmi_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.373ns (76.779%)  route 0.415ns (23.221%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.415     0.578    hdmi_data_OBUF[8]
    N20                  OBUF (Prop_obuf_I_O)         1.210     1.789 r  hdmi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.789    hdmi_data[8]
    N20                                                               r  hdmi_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.422ns (78.789%)  route 0.383ns (21.211%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.383     0.546    hdmi_data_OBUF[5]
    U19                  OBUF (Prop_obuf_I_O)         1.259     1.804 r  hdmi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.804    hdmi_data[5]
    U19                                                               r  hdmi_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.382ns (74.365%)  route 0.476ns (25.635%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.476     0.639    hdmi_data_OBUF[9]
    P20                  OBUF (Prop_obuf_I_O)         1.219     1.858 r  hdmi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.858    hdmi_data[9]
    P20                                                               r  hdmi_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.417ns (76.074%)  route 0.446ns (23.926%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.446     0.609    hdmi_data_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.254     1.862 r  hdmi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.862    hdmi_data[4]
    U18                                                               r  hdmi_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.403ns (72.320%)  route 0.537ns (27.680%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.537     0.700    hdmi_data_OBUF[10]
    T20                  OBUF (Prop_obuf_I_O)         1.240     1.940 r  hdmi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.940    hdmi_data[10]
    T20                                                               r  hdmi_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.404ns (70.131%)  route 0.598ns (29.869%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.598     0.761    hdmi_data_OBUF[11]
    U20                  OBUF (Prop_obuf_I_O)         1.241     2.002 r  hdmi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.002    hdmi_data[11]
    U20                                                               r  hdmi_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.497ns (72.504%)  route 0.568ns (27.496%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.568     0.731    hdmi_data_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.064 r  hdmi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.064    hdmi_data[3]
    W15                                                               r  hdmi_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            hdmi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.441ns (68.623%)  route 0.659ns (31.377%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        LDCE                         0.000     0.000 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/G
    SLICE_X113Y74        LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/Q
                         net (fo=16, routed)          0.659     0.822    hdmi_data_OBUF[12]
    V20                  OBUF (Prop_obuf_I_O)         1.278     2.099 r  hdmi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.099    hdmi_data[12]
    V20                                                               r  hdmi_data[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.644ns  (logic 3.851ns (44.555%)  route 4.793ns (55.445%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.433     2.882 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.484     3.366    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[0]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.105     3.471 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.309     7.780    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    11.093 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.093    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd18_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 3.800ns (45.788%)  route 4.500ns (54.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.433     2.882 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[0]/Q
                         net (fo=2, routed)           4.500     7.382    vdd18_toggle_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.367    10.749 r  vdd18_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.749    vdd18_toggle[0]
    V8                                                                r  vdd18_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vddpix_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 3.747ns (45.395%)  route 4.507ns (54.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.379     2.828 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[0]/Q
                         net (fo=2, routed)           4.507     7.335    vddpix_toggle_OBUF[0]
    W8                   OBUF (Prop_obuf_I_O)         3.368    10.702 r  vddpix_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.702    vddpix_toggle[0]
    W8                                                                r  vddpix_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sw_enable_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 3.678ns (45.947%)  route 4.327ns (54.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.379     2.458    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.379     2.837 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[0]/Q
                         net (fo=2, routed)           4.327     7.164    sw_enable_n_OBUF[0]
    Y6                   OBUF (Prop_obuf_I_O)         3.299    10.463 r  sw_enable_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.463    sw_enable_n[0]
    Y6                                                                r  sw_enable_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 3.684ns (46.045%)  route 4.317ns (53.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.379     2.828 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           4.317     7.145    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         3.305    10.450 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.450    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.187ns (53.917%)  route 3.579ns (46.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.398     2.847 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.686     3.533    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.245     3.778 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.892     6.671    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    10.215 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.215    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 3.359ns (48.030%)  route 3.634ns (51.970%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.667     2.667 f  
    PS7_X0Y0             PS7                          0.000     2.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     3.661    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.746 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        2.640     6.386    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.274     9.660 f  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     9.660    hdmi_pclk
    R17                                                               f  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.729ns (53.779%)  route 3.205ns (46.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.379     2.458    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.379     2.837 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           3.205     6.042    sw_enable_n_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.350     9.392 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.392    sw_enable_n[1]
    T11                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.815ns (55.805%)  route 3.021ns (44.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.348     2.797 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           3.021     5.818    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         3.467     9.285 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.285    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 3.874ns (57.571%)  route 2.855ns (42.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        1.370     2.449    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.348     2.797 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           2.855     5.652    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.526     9.178 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.178    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.141ns (14.918%)  route 0.804ns (85.082%))
  Logic Levels:           0  
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.705     1.041    main_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X113Y124       FDRE                                         r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.182 r  main_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.804     1.986    main_design_i/hdmi_ctrl_0/U0/s00_axis_aresetn
    SLICE_X113Y74        LDCE                                         r  main_design_i/hdmi_ctrl_0/U0/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            hdmi_pclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.255ns (53.364%)  route 1.097ns (46.636%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.787     1.123    hdmi_pclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     2.352 r  hdmi_pclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    hdmi_pclk
    R17                                                               r  hdmi_pclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd33_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.482ns (56.425%)  route 1.145ns (43.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[1]/Q
                         net (fo=2, routed)           1.145     2.156    vdd33_toggle_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.354     3.511 r  vdd33_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.511    vdd33_toggle[1]
    V12                                                               r  vdd33_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd18_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.527ns (57.605%)  route 1.124ns (42.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.148     1.032 r  main_design_i/noip_ctrl_0/U0/vdd18_toggle_reg[1]/Q
                         net (fo=2, routed)           1.124     2.156    vdd18_toggle_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.379     3.535 r  vdd18_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.535    vdd18_toggle[1]
    U12                                                               r  vdd18_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vdd33_toggle[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.460ns (52.995%)  route 1.295ns (47.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/vdd33_toggle_reg[0]/Q
                         net (fo=2, routed)           1.295     2.320    vdd33_toggle_OBUF[0]
    T12                  OBUF (Prop_obuf_I_O)         1.319     3.639 r  vdd33_toggle_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.639    vdd33_toggle[0]
    T12                                                               r  vdd33_toggle[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_rst_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.525ns (55.335%)  route 1.231ns (44.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[1]/Q
                         net (fo=2, routed)           1.231     2.243    noip_rst_n_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.397     3.640 r  noip_rst_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.640    noip_rst_n[1]
    Y14                                                               r  noip_rst_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            vddpix_toggle[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.468ns (52.699%)  route 1.317ns (47.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.128     1.012 r  main_design_i/noip_ctrl_0/U0/vddpix_toggle_reg[1]/Q
                         net (fo=2, routed)           1.317     2.329    vddpix_toggle_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.340     3.668 r  vddpix_toggle_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    vddpix_toggle[1]
    W13                                                               r  vddpix_toggle[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sw_enable_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.446ns (50.429%)  route 1.421ns (49.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.551     0.887    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X49Y84         FDPE                                         r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.028 r  main_design_i/noip_ctrl_0/U0/sw_enable_n_reg[1]/Q
                         net (fo=2, routed)           1.421     2.449    sw_enable_n_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.753 r  sw_enable_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.753    sw_enable_n[1]
    T11                                                               r  sw_enable_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.650ns (51.669%)  route 1.544ns (48.331%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.148     1.032 r  main_design_i/noip_ctrl_0/U0/pll_clk_en_reg[1]/Q
                         net (fo=2, routed)           0.294     1.326    main_design_i/noip_ctrl_0/U0/pll_clk_en_reg_n_0_[1]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.097     1.423 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.249     2.672    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.405     4.078 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.078    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            noip_rst_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.359ns  (logic 1.401ns (41.710%)  route 1.958ns (58.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7343, routed)        0.548     0.884    main_design_i/noip_ctrl_0/U0/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  main_design_i/noip_ctrl_0/U0/noip_reset_n_reg[0]/Q
                         net (fo=2, routed)           1.958     2.983    noip_rst_n_OBUF[0]
    T9                   OBUF (Prop_obuf_I_O)         1.260     4.243 r  noip_rst_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.243    noip_rst_n[0]
    T9                                                                r  noip_rst_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 3.418ns (37.474%)  route 5.703ns (62.526%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           1.395     8.395    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           4.309    12.808    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         3.313    16.122 f  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.122    noip_clk_pll[0]
    Y7                                                                f  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 3.649ns (45.980%)  route 4.287ns (54.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      7.000     7.000 f  
    PS7_X0Y0             PS7                          0.000     7.000 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           1.395     8.395    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.105     8.500 f  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           2.892    11.392    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.544    14.936 f  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.936    noip_clk_pll[1]
    U15                                                               f  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.387ns  (logic 1.453ns (42.902%)  route 1.934ns (57.098%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.685     0.685    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.048     0.733 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[1]_INST_0/O
                         net (fo=1, routed)           1.249     1.982    noip_clk_pll_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.405     3.387 r  noip_clk_pll_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.387    noip_clk_pll[1]
    U15                                                               r  noip_clk_pll[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            noip_clk_pll[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.943ns  (logic 1.313ns (33.308%)  route 2.629ns (66.692%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=2, routed)           0.685     0.685    main_design_i/noip_ctrl_0/U0/lopt
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.730 r  main_design_i/noip_ctrl_0/U0/clk_pll_out[0]_INST_0/O
                         net (fo=1, routed)           1.945     2.674    noip_clk_pll_OBUF[0]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     3.943 r  noip_clk_pll_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.943    noip_clk_pll[0]
    Y7                                                                r  noip_clk_pll[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_2
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 3.534ns (37.716%)  route 5.835ns (62.284%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.493    44.239    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.105    44.344 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.348    47.692    noip_sck1_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.344    51.036 f  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000    51.036    noip_sck1
    T10                                                               f  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 3.514ns (38.752%)  route 5.554ns (61.248%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994    42.660    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    42.745 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.493    44.239    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.105    44.344 f  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           3.066    47.410    noip_sck_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.324    50.734 f  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000    50.734    noip_sck
    T15                                                               f  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 3.684ns (42.930%)  route 4.898ns (57.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385     2.464    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDPE (Prop_fdpe_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           4.898     7.741    noip_ss_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.305    11.046 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.046    noip_ss[0]
    V10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 3.725ns (46.132%)  route 4.350ns (53.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385     2.464    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           4.350     7.193    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.346    10.538 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.538    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.750ns (55.210%)  route 3.042ns (44.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385     2.464    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           3.042     5.885    noip_mosi1_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.371     9.255 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     9.255    noip_mosi1
    V13                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.708ns (58.213%)  route 2.662ns (41.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.385     2.464    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDPE (Prop_fdpe_C_Q)         0.379     2.843 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           2.662     5.505    noip_ss_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         3.329     8.834 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.834    noip_ss[1]
    T14                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.425ns (57.440%)  route 1.056ns (42.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/Q
                         net (fo=2, routed)           1.056     2.084    noip_ss_OBUF[1]
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.368 r  noip_ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.368    noip_ss[1]
    T14                                                               r  noip_ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.597ns  (logic 1.350ns (37.524%)  route 2.247ns (62.476%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.604     0.940    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.985 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.333     2.318    noip_sck_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.597 r  noip_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.597    noip_sck
    T15                                                               r  noip_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_mosi1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.466ns (52.564%)  route 1.323ns (47.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.323     2.351    noip_mosi1_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.325     3.676 r  noip_mosi1_OBUF_inst/O
                         net (fo=0)                   0.000     3.676    noip_mosi1
    V13                                                               r  noip_mosi1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                            (clock source 'clk_fpga_2'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_sck1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.754ns  (logic 1.369ns (36.471%)  route 2.385ns (63.529%))
  Logic Levels:           3  (BUFG=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.604     0.940    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.985 r  main_design_i/noip_ctrl_0/U0/sck_INST_0/O
                         net (fo=2, routed)           1.471     2.456    noip_sck1_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.754 r  noip_sck1_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    noip_sck1
    T10                                                               r  noip_sck1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.419ns  (logic 1.441ns (42.161%)  route 1.978ns (57.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X44Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/mosi_reg/Q
                         net (fo=3, routed)           1.978     3.006    noip_mosi_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         1.300     4.307 r  noip_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.307    noip_mosi
    Y9                                                                r  noip_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            noip_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.652ns  (logic 1.401ns (38.368%)  route 2.251ns (61.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.552     0.888    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y86         FDPE                                         r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/Q
                         net (fo=2, routed)           2.251     3.279    noip_ss_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.260     4.539 r  noip_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.539    noip_ss[0]
    V10                                                               r  noip_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_2

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.605ns (36.686%)  route 2.770ns (63.314%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 43.877 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.770     4.270    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.375 r  main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.375    main_design_i/noip_ctrl_0/U0/read_spi_data[15]_i_1_n_0
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.228    43.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 1.605ns (37.496%)  route 2.675ns (62.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 43.880 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.675     4.175    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.280 r  main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     4.280    main_design_i/noip_ctrl_0/U0/read_spi_data[10]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.231    43.880    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.605ns (38.382%)  route 2.576ns (61.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 43.880 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.576     4.076    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.105     4.181 r  main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.181    main_design_i/noip_ctrl_0/U0/read_spi_data[7]_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.231    43.880    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.947ns  (logic 1.605ns (40.665%)  route 2.342ns (59.335%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 43.877 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.342     3.842    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.105     3.947 r  main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.947    main_design_i/noip_ctrl_0/U0/read_spi_data[1]_i_1_n_0
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.228    43.877    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y84         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 1.605ns (40.731%)  route 2.335ns (59.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 43.880 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.335     3.835    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.105     3.940 r  main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.940    main_design_i/noip_ctrl_0/U0/read_spi_data[9]_i_1_n_0
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.231    43.880    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 1.605ns (41.780%)  route 2.236ns (58.220%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 43.880 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.236     3.736    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.105     3.841 r  main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1/O
                         net (fo=1, routed)           0.000     3.841    main_design_i/noip_ctrl_0/U0/read_spi_data[13]_i_1_n_0
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.231    43.880    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X46Y87         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.785ns  (logic 1.605ns (42.397%)  route 2.181ns (57.603%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 43.878 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.181     3.680    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.785 r  main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1/O
                         net (fo=1, routed)           0.000     3.785    main_design_i/noip_ctrl_0/U0/read_spi_data[12]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.229    43.878    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 1.605ns (42.448%)  route 2.176ns (57.552%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 43.878 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.176     3.676    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.781 r  main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     3.781    main_design_i/noip_ctrl_0/U0/read_spi_data[2]_i_1_n_0
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.229    43.878    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y85         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.780ns  (logic 1.605ns (42.462%)  route 2.175ns (57.538%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 43.879 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.675    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.780 r  main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1/O
                         net (fo=1, routed)           0.000     3.780    main_design_i/noip_ctrl_0/U0/read_spi_data[4]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230    43.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 noip_miso
                            (input port)
  Destination:            main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.605ns (42.697%)  route 2.154ns (57.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 43.879 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  noip_miso (IN)
                         net (fo=0)                   0.000     0.000    noip_miso
    U13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  noip_miso_IBUF_inst/O
                         net (fo=16, routed)          2.154     3.654    main_design_i/noip_ctrl_0/U0/miso
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.105     3.759 r  main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.759    main_design_i/noip_ctrl_0/U0/read_spi_data[0]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 fall edge)
                                                     41.667    41.667 f  
    PS7_X0Y0             PS7                          0.000    41.667 f  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    42.572    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    42.649 f  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         1.230    43.879    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X48Y86         FDCE                                         r  main_design_i/noip_ctrl_0/U0/read_spi_data_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.186%)  route 0.682ns (93.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.196     0.727    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.822     1.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[4]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.045ns (6.186%)  route 0.682ns (93.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.196     0.727    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X43Y89         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.822     1.188    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y89         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[5]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.199     0.731    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[10]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.199     0.731    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[11]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.199     0.731    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[6]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.045ns (6.160%)  route 0.686ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.199     0.731    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[7]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.152%)  route 0.687ns (93.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.200     0.732    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X43Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[8]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.045ns (6.152%)  route 0.687ns (93.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.200     0.732    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X43Y90         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X43Y90         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[9]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.683%)  route 0.747ns (94.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.261     0.792    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[12]/C

Slack:                    inf
  Source:                 main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            main_design_i/noip_ctrl_0/U0/addr_ctr_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.683%)  route 0.747ns (94.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    2.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           0.486     0.486    main_design_i/noip_ctrl_0/U0/spi_rst_n
    SLICE_X42Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.531 f  main_design_i/noip_ctrl_0/U0/mosi_i_2/O
                         net (fo=123, routed)         0.261     0.792    main_design_i/noip_ctrl_0/U0/mosi_i_2_n_0
    SLICE_X45Y91         FDCE                                         f  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  main_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  main_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=124, routed)         0.823     1.189    main_design_i/noip_ctrl_0/U0/clk_spi_in
    SLICE_X45Y91         FDCE                                         r  main_design_i/noip_ctrl_0/U0/addr_ctr_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout3_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.960ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  lvds_dout3_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[3]
    M17                  IBUFDS (Prop_ibufds_IB_O)    0.960     0.960 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.960    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.177    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.224     2.401 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.240     2.641    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  lvds_sync_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[4]
    K19                  IBUFDS (Prop_ibufds_IB_O)    0.913     0.913 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.913    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.177    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.224     2.401 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.237     2.638    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.872ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  lvds_dout0_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[0]
    B19                  IBUFDS (Prop_ibufds_IB_O)    0.872     0.872 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.872    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.177    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.224     2.401 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.247     2.648    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  lvds_dout1_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[1]
    D19                  IBUFDS (Prop_ibufds_IB_O)    0.866     0.866 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.866    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.177    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.224     2.401 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.647    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_0_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 f  lvds_dout2_0_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_n[2]
    F16                  IBUFDS (Prop_ibufds_IB_O)    0.854     0.854 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.854    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.177    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.224     2.401 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.645    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  lvds_dout2_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[2]
    F16                  IBUFDS (Prop_ibufds_I_O)     0.348     0.348 r  main_design_i/lvds_selectio_data_0/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.348    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_2
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.312    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y138        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.360ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  lvds_dout1_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[1]
    D19                  IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  main_design_i/lvds_selectio_data_0/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.360    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_1
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.314    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y142        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.366ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  lvds_dout0_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[0]
    B19                  IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  main_design_i/lvds_selectio_data_0/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.366    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_0
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.111     1.315    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y146        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.407ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  lvds_sync_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[4]
    K19                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.407    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_4
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.103     1.307    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y130        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_0_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_0  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  lvds_dout3_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_p[3]
    M17                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  main_design_i/lvds_selectio_data_0/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.453    main_design_i/lvds_selectio_data_0/inst/data_in_from_pins_int_3
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  lvds_clk_0_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_0/inst/clk_in_p
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_0/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_0/inst/clk_in_int
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_0/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.309    main_design_i/lvds_selectio_data_0/inst/clk_in_int_buf
    ILOGIC_X1Y134        ISERDESE2                                    r  main_design_i/lvds_selectio_data_0/inst/pins[3].iserdese2_master/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  lvds_clk_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout2_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.973ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 f  lvds_dout2_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[2]
    K14                  IBUFDS (Prop_ibufds_IB_O)    0.973     0.973 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.973    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.245     2.646    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 f  lvds_dout3_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[3]
    L14                  IBUFDS (Prop_ibufds_IB_O)    0.944     0.944 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.944    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.246     2.647    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.876ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  lvds_sync_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[4]
    K16                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.876    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.248     2.649    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  lvds_dout0_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[0]
    G17                  IBUFDS (Prop_ibufds_IB_O)    0.861     0.861 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.861    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.239     2.640    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout1_1_n[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.855ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 f  lvds_dout1_1_n[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_n[1]
    G19                  IBUFDS (Prop_ibufds_IB_O)    0.855     0.855 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.855    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.341     1.178    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.224     2.402 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.244     2.645    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lvds_dout1_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  lvds_dout1_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[1]
    G19                  IBUFDS (Prop_ibufds_I_O)     0.349     0.349 r  main_design_i/lvds_selectio_data_1/inst/pins[1].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.349    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_1
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.108     1.312    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y114        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[1].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout0_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.355ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  lvds_dout0_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[0]
    G17                  IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  main_design_i/lvds_selectio_data_1/inst/pins[0].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.355    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_0
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.105     1.309    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y118        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[0].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_sync_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.370ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  lvds_sync_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[4]
    K16                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  main_design_i/lvds_selectio_data_1/inst/pins[4].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.370    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_4
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.112     1.316    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y102        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[4].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout3_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  lvds_dout3_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[3]
    L14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  main_design_i/lvds_selectio_data_1/inst/pins[3].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.437    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_3
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.110     1.314    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y106        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[3].iserdese2_master/CLK

Slack:                    inf
  Source:                 lvds_dout2_1_p[0]
                            (input port)
  Destination:            main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
                            (rising edge-triggered cell ISERDESE2 clocked by lvds_clk_1  {rise@0.000ns fall@1.736ns period=3.472ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  lvds_dout2_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_p[2]
    K14                  IBUFDS (Prop_ibufds_I_O)     0.465     0.465 r  main_design_i/lvds_selectio_data_1/inst/pins[2].ibufds_inst/O
                         net (fo=1, routed)           0.000     0.465    main_design_i/lvds_selectio_data_1/inst/data_in_from_pins_int_2
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/D
  -------------------------------------------------------------------    -------------------

                         (clock lvds_clk_1 rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  lvds_clk_1_p[0] (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/lvds_selectio_data_1/inst/clk_in_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  main_design_i/lvds_selectio_data_1/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.280     0.687    main_design_i/lvds_selectio_data_1/inst/clk_in_int
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.517     1.204 r  main_design_i/lvds_selectio_data_1/inst/bufio_inst/O
                         net (fo=10, routed)          0.109     1.313    main_design_i/lvds_selectio_data_1/inst/clk_in_int_buf
    ILOGIC_X1Y110        ISERDESE2                                    r  main_design_i/lvds_selectio_data_1/inst/pins[2].iserdese2_master/CLK





