(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "reclone_top")
  (DATE "Sun Sep 25 12:50:22 2016")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_text_buffer_Mram_RAM1)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_text_buffer_Mram_RAM2)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_text_buffer_Mram_RAM3)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_text_buffer_Mram_RAM4)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT ADDRB[10] ( 0 )( 0 ))
          (PORT ADDRB[11] ( 0 )( 0 ))
          (PORT ADDRB[12] ( 0 )( 0 ))
          (PORT ADDRB[13] ( 0 )( 0 ))
          (PORT ADDRB[2] ( 0 )( 0 ))
          (PORT ADDRB[3] ( 0 )( 0 ))
          (PORT ADDRB[4] ( 0 )( 0 ))
          (PORT ADDRB[5] ( 0 )( 0 ))
          (PORT ADDRB[6] ( 0 )( 0 ))
          (PORT ADDRB[7] ( 0 )( 0 ))
          (PORT ADDRB[8] ( 0 )( 0 ))
          (PORT ADDRB[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT CLKB ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT ENB ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT REGCEB ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT RSTB ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (PORT WEB[0] ( 0 )( 0 ))
          (PORT WEB[1] ( 0 )( 0 ))
          (PORT WEB[2] ( 0 )( 0 ))
          (PORT WEB[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKB DOB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[10] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[11] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[12] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[13] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[14] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[15] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[16] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[17] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[18] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[19] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[2] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[20] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[21] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[22] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[23] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[24] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[25] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[26] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[27] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[28] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[29] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[3] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[30] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[31] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[4] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[5] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[6] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[7] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[8] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOB[9] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[0] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[1] (1272:1850:1850)(1272:1850:1850))
          (IOPATH CLKB DOPB[2] (1247:1850:1850)(1247:1850:1850))
          (IOPATH CLKB DOPB[3] (1247:1850:1850)(1247:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_renderer_character_rom_Mram_rom1CLKA)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_character_rom_Mram_rom1)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_renderer_character_rom_Mram_rom2CLKA)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB16BWER")
    (INSTANCE renderer_character_rom_Mram_rom2)
      (DELAY
        (ABSOLUTE
          (PORT ADDRA[10] ( 0 )( 0 ))
          (PORT ADDRA[11] ( 0 )( 0 ))
          (PORT ADDRA[12] ( 0 )( 0 ))
          (PORT ADDRA[13] ( 0 )( 0 ))
          (PORT ADDRA[2] ( 0 )( 0 ))
          (PORT ADDRA[3] ( 0 )( 0 ))
          (PORT ADDRA[4] ( 0 )( 0 ))
          (PORT ADDRA[5] ( 0 )( 0 ))
          (PORT ADDRA[6] ( 0 )( 0 ))
          (PORT ADDRA[7] ( 0 )( 0 ))
          (PORT ADDRA[8] ( 0 )( 0 ))
          (PORT ADDRA[9] ( 0 )( 0 ))
          (PORT CLKA ( 0 )( 0 ))
          (PORT DIA[0] ( 0 )( 0 ))
          (PORT DIA[1] ( 0 )( 0 ))
          (PORT DIA[2] ( 0 )( 0 ))
          (PORT DIA[3] ( 0 )( 0 ))
          (PORT ENA ( 0 )( 0 ))
          (PORT REGCEA ( 0 )( 0 ))
          (PORT RSTA ( 0 )( 0 ))
          (PORT WEA[0] ( 0 )( 0 ))
          (PORT WEA[1] ( 0 )( 0 ))
          (PORT WEA[2] ( 0 )( 0 ))
          (PORT WEA[3] ( 0 )( 0 ))
          (IOPATH CLKA DOA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[10] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[11] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[12] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[13] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[14] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[15] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[16] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[17] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[18] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[19] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[20] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[21] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[22] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[23] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[24] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[25] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[26] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[27] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[28] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[29] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[3] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[30] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[31] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[4] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[5] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[6] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[7] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[8] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOA[9] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[0] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[1] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[2] (1216:1850:1850)(1216:1850:1850))
          (IOPATH CLKA DOPA[3] (1216:1850:1850)(1216:1850:1850))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLKA) (3124))
        (SETUPHOLD(posedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[10]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[11]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[12]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[13]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[2]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[3]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[4]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[5]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[6]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[7]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[8]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[9]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENA) (posedge CLKA) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEA) (posedge CLKA) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTA) (posedge CLKA) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[0]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEA[1]) (posedge CLKA) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[2]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEA[3]) (posedge CLKA) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[0]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRA[1]) (posedge CLKA) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[10]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[11]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[12]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[13]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[14]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[15]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[16]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[17]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[18]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[19]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[20]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[21]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[22]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[23]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[24]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[25]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[26]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[27]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[28]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[29]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[30]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[31]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[4]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[5]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[6]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[7]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[8]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIA[9]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[0]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[1]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[2]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPA[3]) (posedge CLKA) (132:300:300)(53:100:100))
        (PERIOD (posedge CLKB) (3124))
        (SETUPHOLD(posedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[0]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[1]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[10]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[11]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[12]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[13]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[2]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[3]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[4]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[5]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[6]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[7]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[8]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(negedge ADDRB[9]) (posedge CLKB) (176:350:350)(66:100:100))
        (SETUPHOLD(posedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[10]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[11]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[12]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[13]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[14]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[15]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[16]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[17]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[18]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[19]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[20]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[21]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[22]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[23]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[24]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[25]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[26]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[27]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[28]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[29]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[30]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[31]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[4]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[5]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[6]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[7]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[8]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIB[9]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[0]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[1]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[2]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(negedge DIPB[3]) (posedge CLKB) (132:300:300)(53:100:100))
        (SETUPHOLD(posedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(negedge ENB) (posedge CLKB) (210:220:220)(44:50:50))
        (SETUPHOLD(posedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(negedge REGCEB) (posedge CLKB) (110:200:200)(53:100:100))
        (SETUPHOLD(posedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(negedge RSTB) (posedge CLKB) (51:115:115)(51:100:100))
        (SETUPHOLD(posedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[0]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(negedge WEB[1]) (posedge CLKB) (181:250:250)(53:100:100))
        (SETUPHOLD(posedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[2]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(posedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
        (SETUPHOLD(negedge WEB[3]) (posedge CLKB) (181:300:300)(53:100:100))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_5_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_4_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_3_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mcount_count50_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_9_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_8_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_7_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_6_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_13_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_12_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_11_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_10_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_17_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_15_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_14_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_16_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_15_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_14_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_19_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_21_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_19_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_18_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_20_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_17_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_19_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_16_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_18_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_23_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:371)(211:211:371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_25_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_cy_23_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_22_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_24_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_21_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_23_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_20_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_22_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count50_xor_25_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count50_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count50_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_26_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (359:514:686)(359:514:686))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (415:556:765)(415:556:765))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:381)(200:200:381))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_60_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (358:513:685)(358:513:685))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (428:570:779)(428:570:779))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_v_next_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:190:190)(121:190:190))
          (IOPATH CYINIT CO[1] (141:285:285)(141:285:285))
          (IOPATH CYINIT CO[2] (166:287:287)(166:287:287))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:189:189)(92:189:189))
          (IOPATH CYINIT O[1] (138:287:287)(138:287:287))
          (IOPATH CYINIT O[2] (153:282:282)(153:282:282))
          (IOPATH CYINIT O[3] (170:353:353)(170:353:353))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (83:83:212)(83:83:212))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_61_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:495:667)(361:495:667))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (460:604:813)(460:604:813))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:197)(75:75:197))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_62_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (361:534:706)(361:534:706))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (439:593:802)(439:593:802))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_Mcount_v_next_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (196:196:357)(196:196:357))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_3_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_v_next_5_Inst_DvidGen_v_next_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_v_next_5_Inst_DvidGen_v_next_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_v_next_5_Inst_DvidGen_v_next_5_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (240:240:445)(240:240:445))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_56_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_v_next_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT DI[3] (51:85:85)(51:85:85))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:12:12)(8:12:12))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (300:300:520)(300:300:520))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_57_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (676:810:1204)(676:810:1204))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (405:549:904)(405:549:904))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (88:88:210)(88:88:210))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_58_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (368:368:649)(368:368:649))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_59_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_v_next_11_Inst_DvidGen_v_next_11_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:638:848)(483:638:848))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (270:411:583)(270:411:583))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (28:28:130)(28:28:130))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:637:847)(482:637:847))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (283:425:597)(283:425:597))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_v_next_xor_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:32:32)(25:32:32))
          (PORT DI[1] (12:23:23)(12:23:23))
          (PORT DI[2] (16:20:20)(16:20:20))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:127:127)(70:127:127))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (73:110:110)(73:110:110))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:86:86)(48:86:86))
          (IOPATH DI[0] CO[1] (108:193:193)(108:193:193))
          (IOPATH DI[0] CO[2] (132:255:255)(132:255:255))
          (IOPATH DI[0] CO[3] (107:193:193)(107:193:193))
          (IOPATH DI[0] O[1] (73:151:151)(73:151:151))
          (IOPATH DI[0] O[2] (121:245:245)(121:245:245))
          (IOPATH DI[0] O[3] (137:270:270)(137:270:270))
          (IOPATH DI[1] CO[1] (84:137:137)(84:137:137))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:134:134)(89:134:134))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:220:220)(118:220:220))
          (IOPATH DI[2] CO[2] (90:126:126)(90:126:126))
          (IOPATH DI[2] CO[3] (46:87:87)(46:87:87))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:110:110)(59:110:110))
          (IOPATH S[0] CO[1] (124:197:197)(124:197:197))
          (IOPATH S[0] CO[2] (148:258:258)(148:258:258))
          (IOPATH S[0] CO[3] (123:190:190)(123:190:190))
          (IOPATH S[0] O[0] (48:105:105)(48:105:105))
          (IOPATH S[0] O[1] (71:160:160)(71:160:160))
          (IOPATH S[0] O[2] (127:261:261)(127:261:261))
          (IOPATH S[0] O[3] (162:278:278)(162:278:278))
          (IOPATH S[1] CO[1] (110:168:168)(110:168:168))
          (IOPATH S[1] CO[2] (141:236:236)(141:236:236))
          (IOPATH S[1] CO[3] (117:170:170)(117:170:170))
          (IOPATH S[1] O[1] (44:96:96)(44:96:96))
          (IOPATH S[1] O[2] (121:242:242)(121:242:242))
          (IOPATH S[1] O[3] (156:265:265)(156:265:265))
          (IOPATH S[2] CO[2] (45:102:102)(45:102:102))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:120:120)(76:120:120))
          (IOPATH S[2] O[3] (83:139:139)(83:139:139))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:102:102)(47:102:102))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:199)(70:70:199))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_53_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (320:320:562)(320:320:562))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_54_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_v_next_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (485:658:868)(485:658:868))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (294:448:620)(294:448:620))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:364)(203:203:364))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_55_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (440:606:857)(440:606:857))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (220:220:380)(220:220:380))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_71_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (441:598:849)(441:598:849))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_h_next_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:195)(67:67:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_72_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (479:609:860)(479:609:860))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (63:63:192)(63:63:192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_73_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_0_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1103:1103:1804)(1103:1103:1804))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_4_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (492:658:882)(492:658:882))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (480:480:895)(480:480:895))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_67_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (493:650:874)(493:650:874))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_h_next_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (80:80:208)(80:80:208))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_68_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (531:661:885)(531:661:885))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (80:80:209)(80:80:209))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_69_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (483:644:868)(483:644:868))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (255:255:463)(255:255:463))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_70_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (590:747:1035)(590:747:1035))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Inst_DvidGen_Mcount_h_next_xor_10_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (81:81:209)(81:81:209))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (628:758:1046)(628:758:1046))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (76:76:205)(76:76:205))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_65_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_h_next_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (580:741:1029)(580:741:1029))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:220:220)(67:160:160))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (257:257:465)(257:257:465))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_66_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (213:213:373)(213:213:373))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_31_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:189:189)(120:189:189))
          (IOPATH CYINIT CO[1] (137:278:278)(137:278:278))
          (IOPATH CYINIT CO[2] (163:279:279)(163:279:279))
          (IOPATH CYINIT CO[3] (132:208:208)(132:208:208))
          (IOPATH CYINIT O[0] (91:180:180)(91:180:180))
          (IOPATH CYINIT O[1] (136:275:275)(136:275:275))
          (IOPATH CYINIT O[2] (151:265:265)(151:265:265))
          (IOPATH CYINIT O[3] (165:329:329)(165:329:329))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_30_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_29_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mcount_count32_lut_0_1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_2_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_35_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_34_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_33_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_32_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_39_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_38_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_37_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_36_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_43_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_15_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_14_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_42_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_41_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_40_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_19_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (203:203:363)(203:203:363))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_47_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_19_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_18_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:186)(58:58:186))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_46_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_17_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_45_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_16_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_44_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_23_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:371)(211:211:371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_51_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_cy_23_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT DI[1] (20:25:25)(20:25:25))
          (PORT DI[2] (22:27:27)(22:27:27))
          (PORT DI[3] (47:69:69)(47:69:69))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH DI[1] CO[1] (87:145:145)(87:145:145))
          (IOPATH DI[1] CO[2] (115:218:218)(115:218:218))
          (IOPATH DI[1] CO[3] (84:100:100)(84:100:100))
          (IOPATH DI[1] O[2] (103:211:211)(103:211:211))
          (IOPATH DI[1] O[3] (117:242:242)(117:242:242))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:66:66)(32:66:66))
          (IOPATH DI[2] O[3] (68:187:187)(68:187:187))
          (IOPATH DI[3] CO[3] (9:18:18)(9:18:18))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:136:136)(78:136:136))
          (IOPATH S[2] O[3] (81:158:158)(81:158:158))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:116:116)(67:116:116))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_22_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:194)(66:66:194))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_50_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_21_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (58:58:187)(58:58:187))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_49_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_20_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:443)(235:235:443))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_48_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE Mcount_count32_xor_25_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:17:17)(13:17:17))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:76:76)(32:76:76))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:111:111)(63:111:111))
          (IOPATH DI[0] CO[1] (120:209:209)(120:209:209))
          (IOPATH DI[0] CO[2] (145:251:251)(145:251:251))
          (IOPATH DI[0] CO[3] (113:182:182)(113:182:182))
          (IOPATH DI[0] O[1] (88:164:164)(88:164:164))
          (IOPATH DI[0] O[2] (133:257:257)(133:257:257))
          (IOPATH DI[0] O[3] (151:286:286)(151:286:286))
          (IOPATH S[0] CO[0] (59:100:100)(59:100:100))
          (IOPATH S[0] CO[1] (121:220:220)(121:220:220))
          (IOPATH S[0] CO[2] (147:261:261)(147:261:261))
          (IOPATH S[0] CO[3] (116:176:176)(116:176:176))
          (IOPATH S[0] O[0] (46:93:93)(46:93:93))
          (IOPATH S[0] O[1] (68:162:162)(68:162:162))
          (IOPATH S[0] O[2] (126:260:260)(126:260:260))
          (IOPATH S[0] O[3] (158:289:289)(158:289:289))
          (IOPATH S[1] CO[1] (106:172:172)(106:172:172))
          (IOPATH S[1] CO[2] (140:245:245)(140:245:245))
          (IOPATH S[1] CO[3] (108:177:177)(108:177:177))
          (IOPATH S[1] O[1] (40:99:99)(40:99:99))
          (IOPATH S[1] O[2] (120:249:249)(120:249:249))
          (IOPATH S[1] O[3] (152:294:294)(152:294:294))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[1] CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[1] CO[2] ( 0 )( 0 ))
          (IOPATH DI[2] CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[2] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[1] CO[3] ( 0 )( 0 ))
          (IOPATH DI[2] CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[2] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[1] O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[2] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[1] O[3] ( 0 )( 0 ))
          (IOPATH DI[2] O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[2] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:195)(66:66:195))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE count32_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE count32_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (243:243:451)(243:243:451))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd1_lut_0_52_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Switches_0_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:1222:1222)(498:1222:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp34_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Switches_1_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:1222:1222)(498:1222:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp34_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Switches_2_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:1222:1222)(498:1222:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp34_IMUX_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Switches_3_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:1222:1222)(498:1222:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp34_IMUX_3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE Inst_DvidGen_OBUFDS_blue_OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE Inst_DvidGen_OBUFDS_green_OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE Inst_DvidGen_OBUFDS_red_OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUFDS")
    (INSTANCE Inst_DvidGen_OBUFDS_clock_OBUFDS)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (596:1531:1531)(596:1531:1531))
          (IOPATH I OB (604:1552:1552)(604:1552:1552))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Clk32_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp37_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Clk50_BUFGP_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (230:648:648)(230:648:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp37_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:115:115)(73:115:115))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE LEDs_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1584:2581:2581)(1584:2581:2581))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_master_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_master)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (492:492:1440))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_clocking_PLL_BASE_32m_to_25p6m_PLL_ADV_RSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_clocking_PLL_BASE_32m_to_25p6m_PLL_ADV_CLKFBIN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (92:92:222))
        )
      )
  )
  (CELL (CELLTYPE "X_PLL_ADV")
    (INSTANCE Inst_clocking_PLL_BASE_32m_to_25p6m_PLL_ADV)
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE Inst_clocking_BUFG_clk25p6m)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE Clk50_BUFGP_BUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_clocking_PLL_BASE_inst_PLL_ADV_RSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_clocking_PLL_BASE_inst_PLL_ADV_CLKFBIN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (92:92:222))
        )
      )
  )
  (CELL (CELLTYPE "X_PLL_ADV")
    (INSTANCE Inst_clocking_PLL_BASE_inst_PLL_ADV)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKIN2 LOCKED (1224:1300:1300)(1224:1300:1300))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (492:492:1440))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE Inst_clocking_BUFG_pclockx2)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_master_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_master)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (492:492:1440))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUFPLL")
    (INSTANCE Inst_clocking_BUFPLL_inst)
      (DELAY
        (ABSOLUTE
          (IOPATH PLLIN IOCLK (110:245:245)(110:245:245))
          (IOPATH PLLIN SERDESSTROBE (223:475:475)(223:475:475))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE Inst_clocking_BUFG_clk32m)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE Inst_clocking_BUFG_pclock)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_master_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_master)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (492:492:1440))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (492:492:1440))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_master_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_master)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN4 (0:0:2))
          (PORT SHIFTIN3 (0:0:2))
          (PORT IOCE (492:492:1440))
          (IOPATH CLK0 OQ (600:898:898)(600:898:898))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (492:492:1440))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_CLK0INV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (377:377:1247)(377:377:1247))
        )
      )
  )
  (CELL (CELLTYPE "X_OSERDES2")
    (INSTANCE Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave)
      (DELAY
        (ABSOLUTE
          (PORT SHIFTIN1 (0:0:2))
          (PORT IOCE (492:492:1440))
          (PORT SHIFTIN2 (0:0:2))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(negedge D1) (posedge CLKDIV) (-1:-24:-24)(77:1013:1013))
        (SETUPHOLD(posedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(negedge D2) (posedge CLKDIV) (-9:-36:-36)(83:1022:1022))
        (SETUPHOLD(posedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(negedge D3) (posedge CLKDIV) (-13:-33:-33)(82:1019:1019))
        (SETUPHOLD(posedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(negedge D4) (posedge CLKDIV) (-19:-51:-51)(80:1016:1016))
        (SETUPHOLD(posedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(negedge OCE) (posedge CLKDIV) (104:116:116)(-40:-35:-35))
        (SETUPHOLD(posedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(negedge RST) (posedge CLKDIV) (111:144:144)(-49:-111:-111))
        (SETUPHOLD(posedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(negedge T1) (posedge CLKDIV) (-20)(25:1025:1025))
        (SETUPHOLD(posedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(negedge T2) (posedge CLKDIV) (-50)(58:1058:1058))
        (SETUPHOLD(posedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(negedge T3) (posedge CLKDIV) (-50)(53:1053:1053))
        (SETUPHOLD(posedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(negedge T4) (posedge CLKDIV) (-35)(38:1038:1038))
        (SETUPHOLD(posedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(negedge TCE) (posedge CLKDIV) (116:135:135)(-35:-80:-80))
        (SETUPHOLD(posedge TRAIN) (posedge CLK0) (518:689:689)(-403))
        (SETUPHOLD(negedge TRAIN) (posedge CLK0) (518:689:689)(-403))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (337:337:624)(337:337:624))
          (PORT ADR1 (510:510:872)(510:510:872))
          (PORT ADR4 (716:716:1058)(716:716:1058))
          (PORT ADR0 (474:474:813)(474:474:813))
          (PORT ADR2 (242:242:511)(242:242:511))
          (PORT ADR5 (107:107:279)(107:107:279))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (886:1028:1534)(886:1028:1534))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (664:664:1042)(664:664:1042))
          (PORT ADR4 (53:53:188)(53:53:188))
          (PORT ADR3 (173:173:447)(173:173:447))
          (PORT ADR0 (349:349:616)(349:349:616))
          (PORT ADR5 (113:113:285)(113:113:285))
          (PORT ADR1 (358:358:581)(358:358:581))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (918:1062:1568)(918:1062:1568))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (614:614:1013)(614:614:1013))
          (PORT ADR1 (454:454:801)(454:454:801))
          (PORT ADR5 (542:542:805)(542:542:805))
          (PORT ADR4 (81:81:203)(81:81:203))
          (PORT ADR3 (248:248:451)(248:248:451))
          (PORT ADR2 (256:256:492)(256:256:492))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (897:1051:1557)(897:1051:1557))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (817:817:1250)(817:817:1250))
          (PORT ADR3 (234:234:458)(234:234:458))
          (PORT ADR1 (472:472:795)(472:472:795))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR4 (303:303:570)(303:303:570))
          (PORT ADR2 (507:507:859)(507:507:859))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (24:24:132)(24:24:132))
          (PORT ADR2 (137:137:283)(137:137:283))
          (PORT ADR4 (152:152:365)(152:152:365))
          (PORT ADR3 (229:229:419)(229:229:419))
          (PORT ADR1 (341:341:606)(341:341:606))
          (PORT ADR0 (413:413:754)(413:413:754))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_2_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (322:322:563)(322:322:563))
          (PORT ADR5 (649:649:991)(649:649:991))
          (PORT ADR0 (344:344:635)(344:344:635))
          (PORT ADR1 (516:516:771)(516:516:771))
          (PORT ADR4 (178:178:371)(178:178:371))
          (PORT ADR3 (369:369:706)(369:369:706))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (364:364:641)(364:364:641))
          (PORT ADR4 (82:82:208)(82:82:208))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR0 (444:444:746)(444:444:746))
          (PORT ADR2 (167:167:339)(167:167:339))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (407:407:647)(407:407:647))
          (PORT ADR3 (251:251:472)(251:251:472))
          (PORT ADR1 (251:251:417)(251:251:417))
          (PORT ADR5 (145:145:311)(145:145:311))
          (PORT ADR2 (267:267:490)(267:267:490))
          (PORT ADR4 (200:200:403)(200:200:403))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd_03_Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd_03_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_GND_13_o_GND_13_o_OR_17_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (416:416:695)(416:416:695))
          (PORT ADR4 (197:197:390)(197:197:390))
          (PORT ADR2 (569:569:959)(569:569:959))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd6_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (295:295:606)(295:295:606))
          (PORT ADR0 (416:416:695)(416:416:695))
          (PORT ADR4 (197:197:390)(197:197:390))
          (PORT ADR2 (569:569:959)(569:569:959))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_2_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (194:194:419)(194:194:419))
          (PORT ADR0 (373:373:658)(373:373:658))
          (PORT ADR5 (25:25:151)(25:25:151))
          (PORT ADR2 (297:297:527)(297:297:527))
          (PORT ADR3 (244:244:479)(244:244:479))
          (PORT ADR1 (467:467:808)(467:467:808))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_cy_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (398:398:672)(398:398:672))
          (PORT ADR1 (348:348:578)(348:348:578))
          (PORT ADR5 (248:248:478)(248:248:478))
          (PORT ADR0 (269:269:477)(269:269:477))
          (PORT ADR3 (235:235:441)(235:235:441))
          (PORT ADR4 (230:230:429)(230:230:429))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_xor_3_11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (90:90:301)(90:90:301))
          (PORT ADR2 (248:248:524)(248:248:524))
          (PORT ADR4 (182:182:360)(182:182:360))
          (PORT ADR1 (426:426:675)(426:426:675))
          (PORT ADR0 (359:359:665)(359:359:665))
          (PORT ADR5 (200:200:378)(200:200:378))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (516:516:860)(516:516:860))
          (PORT ADR3 (672:672:1126)(672:672:1126))
          (PORT ADR1 (396:396:657)(396:396:657))
          (PORT ADR4 (323:323:592)(323:323:592))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR0 (313:313:687)(313:313:687))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd6_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (237:237:469)(237:237:469))
          (PORT ADR1 (445:445:697)(445:445:697))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_red_level_5_Inst_DvidGen_red_level_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_red_level_5_Inst_DvidGen_red_level_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (288:288:562)(288:288:562))
          (PORT ADR1 (405:405:659)(405:405:659))
          (PORT ADR4 (362:362:630)(362:362:630))
          (PORT ADR0 (413:413:658)(413:413:658))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (288:288:562)(288:288:562))
          (PORT ADR1 (405:405:659)(405:405:659))
          (PORT ADR4 (362:362:630)(362:362:630))
          (PORT ADR0 (413:413:658)(413:413:658))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (476:476:836)(476:476:836))
          (PORT ADR2 (600:600:970)(600:600:970))
          (PORT ADR0 (713:713:1125)(713:713:1125))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE renderer_rgb_14_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (476:476:836)(476:476:836))
          (PORT ADR0 (713:713:1125)(713:713:1125))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_red_level_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (922:1068:1545)(922:1068:1545))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_21_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (825:825:1337)(825:825:1337))
          (PORT ADR3 (693:693:1241)(693:693:1241))
          (PORT ADR0 (850:850:1339)(850:850:1339))
          (PORT ADR4 (801:801:1379)(801:801:1379))
          (PORT ADR2 (406:406:633)(406:406:633))
          (PORT ADR5 (1271:1271:2168)(1271:1271:2168))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_red_level_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (919:1066:1543)(919:1066:1543))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_22_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (610:610:1037)(610:610:1037))
          (PORT ADR3 (840:840:1461)(840:840:1461))
          (PORT ADR4 (1326:1326:2237)(1326:1326:2237))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_3_Inst_DvidGen_dvid_ser_ser_in_green_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_3_Inst_DvidGen_dvid_ser_ser_in_green_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_3_Inst_DvidGen_dvid_ser_ser_in_green_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (624:772:1148)(624:772:1148))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_14_fifo_out_19_mux_3_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (415:415:664)(415:415:664))
          (PORT ADR3 (197:197:481)(197:197:481))
          (PORT ADR4 (253:253:510)(253:253:510))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_14_fifo_out_19_mux_3_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (346:346:636)(346:346:636))
          (PORT ADR0 (463:463:795)(463:463:795))
          (PORT ADR1 (415:415:664)(415:415:664))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (647:793:1169)(647:793:1169))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (623:756:1132)(623:756:1132))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_14_fifo_out_19_mux_3_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (393:393:681)(393:393:681))
          (PORT ADR3 (364:364:758)(364:364:758))
          (PORT ADR0 (391:391:631)(391:391:631))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_14_fifo_out_19_mux_3_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (435:435:731)(435:435:731))
          (PORT ADR4 (330:330:569)(330:330:569))
          (PORT ADR2 (393:393:681)(393:393:681))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (647:794:1170)(647:794:1170))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_green_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (617:727:1103)(617:727:1103))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_14_fifo_out_19_mux_3_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (393:393:673)(393:393:673))
          (PORT ADR3 (365:365:704)(365:365:704))
          (PORT ADR1 (368:368:623)(368:368:623))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_24_fifo_out_29_mux_2_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (629:629:990)(629:629:990))
          (PORT ADR0 (578:578:948)(578:578:948))
          (PORT ADR2 (393:393:673)(393:393:673))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (646:792:1168)(646:792:1168))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_0_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_0_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (282:282:484)(282:282:484))
          (PORT ADR4 (219:219:383)(219:219:383))
          (PORT ADR0 (283:283:498)(283:283:498))
          (PORT ADR2 (342:342:558)(342:342:558))
          (PORT ADR5 (301:301:558)(301:301:558))
          (PORT ADR3 (243:243:491)(243:243:491))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd5_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (353:353:568)(353:353:568))
          (PORT ADR1 (378:378:621)(378:378:621))
          (PORT ADR4 (296:296:567)(296:296:567))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_ADDERTREE_INTERNAL_Madd5_lut_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (353:353:568)(353:353:568))
          (PORT ADR1 (378:378:621)(378:378:621))
          (PORT ADR4 (296:296:567)(296:296:567))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (610:610:1016)(610:610:1016))
          (PORT ADR4 (196:196:410)(196:196:410))
          (PORT ADR2 (273:273:539)(273:273:539))
          (PORT ADR3 (116:116:280)(116:116:280))
          (PORT ADR0 (434:434:817)(434:434:817))
          (PORT ADR5 (202:202:380)(202:202:380))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_3_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (155:155:342)(155:155:342))
          (PORT ADR2 (252:252:479)(252:252:479))
          (PORT ADR1 (387:387:638)(387:387:638))
          (PORT ADR0 (269:269:485)(269:269:485))
          (PORT ADR3 (488:488:836)(488:488:836))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_8_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_8_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (710:710:1153)(710:710:1153))
          (PORT ADR3 (455:455:796)(455:455:796))
          (PORT ADR2 (579:579:953)(579:579:953))
          (PORT ADR1 (1204:1204:1934)(1204:1204:1934))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_ADDERTREE_INTERNAL_Madd6_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (400:400:700)(400:400:700))
          (PORT ADR3 (455:455:796)(455:455:796))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (336:336:557)(336:336:557))
          (PORT ADR4 (357:357:702)(357:357:702))
          (PORT ADR2 (466:466:790)(466:466:790))
          (PORT ADR1 (548:548:850)(548:548:850))
          (PORT ADR5 (122:122:312)(122:122:312))
          (PORT ADR0 (545:545:912)(545:545:912))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1186:1186:1937)(1186:1186:1937))
          (PORT ADR3 (310:310:559)(310:310:559))
          (PORT ADR4 (408:408:715)(408:408:715))
          (PORT ADR5 (472:472:790)(472:472:790))
          (PORT ADR1 (734:734:1243)(734:734:1243))
          (PORT ADR2 (480:480:860)(480:480:860))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (463:463:764)(463:463:764))
          (PORT ADR5 (315:315:602)(315:315:602))
          (PORT ADR1 (591:591:958)(591:591:958))
          (PORT ADR3 (486:486:899)(486:486:899))
          (PORT ADR4 (877:877:1527)(877:877:1527))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (701:701:1145)(701:701:1145))
          (PORT ADR3 (708:708:1227)(708:708:1227))
          (PORT ADR0 (948:948:1510)(948:948:1510))
          (PORT ADR4 (759:759:1267)(759:759:1267))
          (PORT ADR2 (692:692:1148)(692:692:1148))
          (PORT ADR5 (941:941:1608)(941:941:1608))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_11_Inst_DvidGen_dvid_ser_out_fifo_n0035_11_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_11_Inst_DvidGen_dvid_ser_out_fifo_n0035_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_11_Inst_DvidGen_dvid_ser_out_fifo_n0035_11_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_11_Inst_DvidGen_dvid_ser_out_fifo_n0035_11_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (359:401:664)(359:401:664))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (489:638:848)(489:638:848))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (493:642:852)(493:642:852))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (495:623:833)(495:623:833))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (505:678:888)(505:678:888))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_17_Inst_DvidGen_dvid_ser_out_fifo_n0035_17_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_17_Inst_DvidGen_dvid_ser_out_fifo_n0035_17_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_17_Inst_DvidGen_dvid_ser_out_fifo_n0035_17_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_17_Inst_DvidGen_dvid_ser_out_fifo_n0035_17_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (456:498:840)(456:498:840))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_29_Inst_DvidGen_dvid_ser_out_fifo_n0035_29_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_29_Inst_DvidGen_dvid_ser_out_fifo_n0035_29_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_29_Inst_DvidGen_dvid_ser_out_fifo_n0035_29_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_29_Inst_DvidGen_dvid_ser_out_fifo_n0035_29_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (553:595:1001)(553:595:1001))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_23_Inst_DvidGen_dvid_ser_out_fifo_n0035_23_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_23_Inst_DvidGen_dvid_ser_out_fifo_n0035_23_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_23_Inst_DvidGen_dvid_ser_out_fifo_n0035_23_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_23_Inst_DvidGen_dvid_ser_out_fifo_n0035_23_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (494:536:898)(494:536:898))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (950:1099:1489)(950:1099:1489))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (954:1103:1493)(954:1103:1493))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (956:1084:1474)(956:1084:1474))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (966:1139:1529)(966:1139:1529))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (1064:1192:1679)(1064:1192:1679))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (1074:1247:1734)(1074:1247:1734))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_red_level_7_Inst_DvidGen_red_level_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_data_word271)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (510:510:898)(510:510:898))
          (PORT ADR0 (302:302:509)(302:302:509))
          (PORT ADR1 (421:421:634)(421:421:634))
          (PORT ADR4 (191:191:424)(191:191:424))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_lut_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (322:322:543)(322:322:543))
          (PORT ADR3 (510:510:898)(510:510:898))
          (PORT ADR0 (302:302:509)(302:302:509))
          (PORT ADR1 (421:421:634)(421:421:634))
          (PORT ADR4 (191:191:424)(191:191:424))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_red_level_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (977:1136:1707)(977:1136:1707))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_Mmux_rgb161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (651:651:1077)(651:651:1077))
          (PORT ADR4 (756:756:1274)(756:756:1274))
          (PORT ADR2 (756:756:1242)(756:756:1242))
          (PORT ADR1 (886:886:1389)(886:886:1389))
          (PORT ADR3 (844:844:1476)(844:844:1476))
          (PORT ADR5 (1268:1268:2150)(1268:1268:2150))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_22_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (772:772:1301)(772:772:1301))
          (PORT ADR5 (689:689:1203)(689:689:1203))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_red_level_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (967:1114:1685)(967:1114:1685))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_22_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (963:963:1479)(963:963:1479))
          (PORT ADR4 (703:703:1149)(703:703:1149))
          (PORT ADR2 (779:779:1305)(779:779:1305))
          (PORT ADR0 (359:359:627)(359:359:627))
          (PORT ADR3 (228:228:440)(228:228:440))
          (PORT ADR5 (1158:1158:1976)(1158:1158:1976))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_xored_5_Inst_DvidGen_dvid_ser_TMDS_encoder_red_xored_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_xored_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (530:530:860)(530:530:860))
          (PORT ADR2 (357:357:578)(357:357:578))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Maccum_dc_bias_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (160:160:343)(160:160:343))
          (PORT ADR0 (494:494:844)(494:494:844))
          (PORT ADR4 (71:71:231)(71:71:231))
          (PORT ADR1 (530:530:860)(530:530:860))
          (PORT ADR2 (357:357:578)(357:357:578))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (1048:1158:1696)(1048:1158:1696))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_GND_13_o_GND_13_o_OR_18_o4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (162:162:306)(162:162:306))
          (PORT ADR2 (397:397:684)(397:397:684))
          (PORT ADR3 (347:347:692)(347:347:692))
          (PORT ADR4 (307:307:561)(307:307:561))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (941:941:1608)(941:941:1608))
          (PORT ADR4 (741:741:1281)(741:741:1281))
          (PORT ADR1 (855:855:1386)(855:855:1386))
          (PORT ADR3 (713:713:1159)(713:713:1159))
          (PORT ADR0 (920:920:1481)(920:920:1481))
          (PORT ADR2 (588:588:981)(588:588:981))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (858:858:1387)(858:858:1387))
          (PORT ADR3 (699:699:1219)(699:699:1219))
          (PORT ADR4 (736:736:1236)(736:736:1236))
          (PORT ADR2 (679:679:1142)(679:679:1142))
          (PORT ADR5 (451:451:801)(451:451:801))
          (PORT ADR0 (1167:1167:1909)(1167:1167:1909))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1079:1079:1789)(1079:1079:1789))
          (PORT ADR1 (934:934:1466)(934:934:1466))
          (PORT ADR5 (620:620:1078)(620:620:1078))
          (PORT ADR4 (752:752:1263)(752:752:1263))
          (PORT ADR0 (792:792:1272)(792:792:1272))
          (PORT ADR3 (539:539:1010)(539:539:1010))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1315:1315:2094)(1315:1315:2094))
          (PORT ADR2 (589:589:974)(589:589:974))
          (PORT ADR5 (552:552:970)(552:552:970))
          (PORT ADR0 (854:854:1395)(854:854:1395))
          (PORT ADR4 (680:680:1111)(680:680:1111))
          (PORT ADR3 (791:791:1345)(791:791:1345))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_3_Inst_DvidGen_dvid_ser_ser_in_blue_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_3_Inst_DvidGen_dvid_ser_ser_in_blue_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_not_ready_yet_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (468:468:765)(468:468:765))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (441:589:890)(441:589:890))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_4_fifo_out_9_mux_4_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (446:446:802)(446:446:802))
          (PORT ADR2 (440:440:774)(440:440:774))
          (PORT ADR1 (351:351:588)(351:351:588))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_4_fifo_out_9_mux_4_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (468:468:747)(468:468:747))
          (PORT ADR3 (187:187:456)(187:187:456))
          (PORT ADR4 (446:446:802)(446:446:802))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:610:911)(464:610:911))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (440:573:874)(440:573:874))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_4_fifo_out_9_mux_4_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (462:462:829)(462:462:829))
          (PORT ADR3 (459:459:919)(459:459:919))
          (PORT ADR2 (251:251:460)(251:251:460))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_4_fifo_out_9_mux_4_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (652:652:1082)(652:652:1082))
          (PORT ADR0 (370:370:610)(370:370:610))
          (PORT ADR4 (462:462:829)(462:462:829))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:611:912)(464:611:912))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_blue_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (434:544:845)(434:544:845))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_4_fifo_out_9_mux_4_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (467:467:825)(467:467:825))
          (PORT ADR5 (415:415:775)(415:415:775))
          (PORT ADR1 (358:358:598)(358:358:598))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (353:483:655)(353:483:655))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (359:507:679)(359:507:679))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (358:491:663)(358:491:663))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (352:462:634)(352:462:634))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_next_read_address_en1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (329:329:620)(329:329:620))
          (PORT ADR5 (191:191:378)(191:191:378))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (1197:1197:2016)(1197:1197:2016))
          (PORT ADR4 (563:563:1036)(563:563:1036))
          (PORT ADR2 (737:737:1213)(737:737:1213))
          (PORT ADR3 (798:798:1375)(798:798:1375))
          (PORT ADR1 (775:775:1249)(775:775:1249))
          (PORT ADR0 (648:648:1116)(648:648:1116))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (820:820:1324)(820:820:1324))
          (PORT ADR4 (744:744:1304)(744:744:1304))
          (PORT ADR0 (770:770:1278)(770:770:1278))
          (PORT ADR2 (538:538:946)(538:538:946))
          (PORT ADR3 (806:806:1499)(806:806:1499))
          (PORT ADR5 (1197:1197:2016)(1197:1197:2016))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1440:1440:2336)(1440:1440:2336))
          (PORT ADR4 (760:760:1331)(760:760:1331))
          (PORT ADR5 (582:582:1015)(582:582:1015))
          (PORT ADR2 (682:682:1158)(682:682:1158))
          (PORT ADR0 (651:651:1076)(651:651:1076))
          (PORT ADR3 (497:497:981)(497:497:981))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1335:1335:2189)(1335:1335:2189))
          (PORT ADR3 (498:498:927)(498:498:927))
          (PORT ADR4 (595:595:1010)(595:595:1010))
          (PORT ADR5 (582:582:1015)(582:582:1015))
          (PORT ADR0 (944:944:1575)(944:944:1575))
          (PORT ADR1 (769:769:1264)(769:769:1264))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_9_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_9_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT8_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (920:920:1540)(920:920:1540))
          (PORT ADR3 (725:725:1316)(725:725:1316))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (968:968:1596)(968:968:1596))
          (PORT ADR1 (820:820:1344)(820:820:1344))
          (PORT ADR4 (1710:1710:2756)(1710:1710:2756))
          (PORT ADR3 (725:725:1316)(725:725:1316))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (456:456:836)(456:456:836))
          (PORT ADR2 (940:940:1570)(940:940:1570))
          (PORT ADR3 (659:659:1213)(659:659:1213))
          (PORT ADR1 (875:875:1508)(875:875:1508))
          (PORT ADR5 (647:647:1191)(647:647:1191))
          (PORT ADR0 (1753:1753:2866)(1753:1753:2866))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1668:1668:2704)(1668:1668:2704))
          (PORT ADR4 (472:472:863)(472:472:863))
          (PORT ADR3 (643:643:1208)(643:643:1208))
          (PORT ADR1 (253:253:438)(253:253:438))
          (PORT ADR5 (731:731:1259)(731:731:1259))
          (PORT ADR2 (864:864:1448)(864:864:1448))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_red_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (511:511:945)(511:511:945))
          (PORT ADR4 (740:740:1241)(740:740:1241))
          (PORT ADR5 (813:813:1398)(813:813:1398))
          (PORT ADR2 (785:785:1364)(785:785:1364))
          (PORT ADR1 (1916:1916:2984)(1916:1916:2984))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (1056:1186:1618)(1056:1186:1618))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_27_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (475:475:848)(475:475:848))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (1086:1233:1665)(1086:1233:1665))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (1062:1210:1642)(1062:1210:1642))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_26_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (151:151:353)(151:151:353))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (1085:1231:1663)(1085:1231:1663))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (1061:1194:1626)(1061:1194:1626))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (408:408:859)(408:408:859))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (1085:1232:1664)(1085:1232:1664))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (1055:1165:1597)(1055:1165:1597))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (206:206:462)(206:206:462))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (1084:1230:1662)(1084:1230:1662))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (1121:1251:1783)(1121:1251:1783))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (1127:1275:1807)(1127:1275:1807))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (1126:1259:1791)(1126:1259:1791))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (1120:1230:1762)(1120:1230:1762))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_3_Inst_DvidGen_dvid_ser_ser_in_red_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_3_Inst_DvidGen_dvid_ser_ser_in_red_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (586:716:1059)(586:716:1059))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_24_fifo_out_29_mux_2_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (409:409:622)(409:409:622))
          (PORT ADR3 (330:330:563)(330:330:563))
          (PORT ADR2 (172:172:317)(172:172:317))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_24_fifo_out_29_mux_2_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (166:166:400)(166:166:400))
          (PORT ADR0 (603:603:1062)(603:603:1062))
          (PORT ADR1 (409:409:622)(409:409:622))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (616:763:1106)(616:763:1106))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (592:740:1083)(592:740:1083))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_24_fifo_out_29_mux_2_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:360)(208:208:360))
          (PORT ADR0 (579:579:975)(579:579:975))
          (PORT ADR2 (254:254:481)(254:254:481))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_Mmux_fifo_out_24_fifo_out_29_mux_2_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (351:351:588)(351:351:588))
          (PORT ADR3 (356:356:717)(356:356:717))
          (PORT ADR4 (208:208:360)(208:208:360))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_red_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (615:761:1104)(615:761:1104))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_rd_enable)
      (DELAY
        (ABSOLUTE
          (PORT CE (585:695:1038)(585:695:1038))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_rd_enable_INV_46_o1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (45:45:147)(45:45:147))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_2_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_2_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_3_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (333:333:587)(333:333:587))
          (PORT ADR2 (508:508:882)(508:508:882))
          (PORT ADR4 (296:296:567)(296:296:567))
          (PORT ADR0 (406:406:675)(406:406:675))
          (PORT ADR1 (418:418:651)(418:418:651))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (333:333:587)(333:333:587))
          (PORT ADR2 (508:508:882)(508:508:882))
          (PORT ADR4 (296:296:567)(296:296:567))
          (PORT ADR0 (406:406:675)(406:406:675))
          (PORT ADR1 (418:418:651)(418:418:651))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (598:740:1042)(598:740:1042))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (110:110:251)(110:110:251))
          (PORT ADR3 (248:248:568)(248:248:568))
          (PORT ADR1 (331:331:643)(331:331:643))
          (PORT ADR2 (317:317:496)(317:317:496))
          (PORT ADR0 (339:339:612)(339:339:612))
          (PORT ADR4 (166:166:380)(166:166:380))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_GND_13_o_GND_13_o_OR_18_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (379:379:630)(379:379:630))
          (PORT ADR5 (37:37:139)(37:37:139))
          (PORT ADR3 (330:330:737)(330:330:737))
          (PORT ADR0 (426:426:735)(426:426:735))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (609:763:1065)(609:763:1065))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (235:235:439)(235:235:439))
          (PORT ADR0 (386:386:673)(386:386:673))
          (PORT ADR1 (578:578:950)(578:578:950))
          (PORT ADR5 (112:112:284)(112:112:284))
          (PORT ADR2 (319:319:581)(319:319:581))
          (PORT ADR4 (50:50:179)(50:50:179))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_green_level_7_Inst_DvidGen_green_level_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_green_level_7_Inst_DvidGen_green_level_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd5_lut_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (376:376:633)(376:376:633))
          (PORT ADR2 (157:157:297)(157:157:297))
          (PORT ADR3 (132:132:258)(132:132:258))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd5_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (376:376:633)(376:376:633))
          (PORT ADR2 (157:157:297)(157:157:297))
          (PORT ADR3 (132:132:258)(132:132:258))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_green_level_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (549:691:1041)(549:691:1041))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_Mmux_rgb71)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (786:786:1308)(786:786:1308))
          (PORT ADR0 (1131:1131:1846)(1131:1131:1846))
          (PORT ADR3 (925:925:1575)(925:925:1575))
          (PORT ADR2 (964:964:1563)(964:964:1563))
          (PORT ADR1 (1020:1020:1679)(1020:1020:1679))
          (PORT ADR5 (983:983:1695)(983:983:1695))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_blue_level_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (581:725:1075)(581:725:1075))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_6_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1018:1018:1689)(1018:1018:1689))
          (PORT ADR2 (950:950:1596)(950:950:1596))
          (PORT ADR4 (1178:1178:1948)(1178:1178:1948))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE renderer_rgb_14_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1142:1142:1899)(1142:1142:1899))
          (PORT ADR3 (1018:1018:1689)(1018:1018:1689))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_green_level_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (560:714:1064)(560:714:1064))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_14_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1079:1079:1741)(1079:1079:1741))
          (PORT ADR3 (968:968:1599)(968:968:1599))
          (PORT ADR4 (1069:1069:1839)(1069:1069:1839))
          (PORT ADR2 (450:450:794)(450:450:794))
          (PORT ADR1 (540:540:906)(540:540:906))
          (PORT ADR5 (996:996:1708)(996:996:1708))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (512:512:928)(512:512:928))
          (PORT ADR3 (263:263:574)(263:263:574))
          (PORT ADR4 (188:188:381)(188:188:381))
          (PORT ADR0 (375:375:642)(375:375:642))
          (PORT ADR2 (701:701:1183)(701:701:1183))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT8_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (562:562:941)(562:562:941))
          (PORT ADR3 (238:238:482)(238:238:482))
          (PORT ADR5 (153:153:319)(153:153:319))
          (PORT ADR1 (355:355:632)(355:355:632))
          (PORT ADR2 (288:288:518)(288:288:518))
          (PORT ADR4 (221:221:419)(221:221:419))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (593:593:1049)(593:593:1049))
          (PORT ADR4 (40:40:169)(40:40:169))
          (PORT ADR1 (766:766:1269)(766:766:1269))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_3_Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (157:157:297)(157:157:297))
          (PORT ADR0 (378:378:656)(378:378:656))
          (PORT ADR3 (374:374:620)(374:374:620))
          (PORT ADR4 (84:84:227)(84:84:227))
          (PORT ADR1 (619:619:1060)(619:619:1060))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_cy_0_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (157:157:297)(157:157:297))
          (PORT ADR0 (378:378:656)(378:378:656))
          (PORT ADR3 (374:374:620)(374:374:620))
          (PORT ADR4 (84:84:227)(84:84:227))
          (PORT ADR1 (619:619:1060)(619:619:1060))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (418:418:685)(418:418:685))
          (PORT ADR1 (598:598:1023)(598:598:1023))
          (PORT ADR5 (16:16:124)(16:16:124))
          (PORT ADR4 (209:209:376)(209:209:376))
          (PORT ADR2 (326:326:558)(326:326:558))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (134:134:321)(134:134:321))
          (PORT ADR0 (358:358:646)(358:358:646))
          (PORT ADR4 (222:222:435)(222:222:435))
          (PORT ADR2 (260:260:511)(260:260:511))
          (PORT ADR1 (514:514:803)(514:514:803))
          (PORT ADR3 (113:113:278)(113:113:278))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (957:1111:1628)(957:1111:1628))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (266:266:434)(266:266:434))
          (PORT ADR5 (134:134:306)(134:134:306))
          (PORT ADR2 (207:207:399)(207:207:399))
          (PORT ADR4 (188:188:349)(188:188:349))
          (PORT ADR3 (198:198:425)(198:198:425))
          (PORT ADR0 (412:412:705)(412:412:705))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (356:511:683)(356:511:683))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_Mxor_binary_count_3_GND_19_o_xor_1_OUT_1_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (386:386:603)(386:386:603))
          (PORT ADR3 (214:214:513)(214:214:513))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_Mxor_binary_count_3_GND_19_o_xor_1_OUT_2_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (295:295:550)(295:295:550))
          (PORT ADR3 (214:214:513)(214:214:513))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (377:511:683)(377:511:683))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (359:493:665)(359:493:665))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Result_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (316:316:520)(316:316:520))
          (PORT ADR0 (430:430:732)(430:430:732))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_preset_full_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (249:249:456)(249:249:456))
          (PORT ADR1 (395:395:646)(395:395:646))
          (PORT ADR3 (272:272:516)(272:272:516))
          (PORT ADR2 (316:316:520)(316:316:520))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (359:532:704)(359:532:704))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_preset_full)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (385:385:623)(385:385:623))
          (PORT ADR4 (184:184:369)(184:184:369))
          (PORT ADR0 (815:815:1351)(815:815:1351))
          (PORT ADR5 (35:35:137)(35:35:137))
          (PORT ADR2 (344:344:606)(344:344:606))
          (PORT ADR3 (284:284:511)(284:284:511))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_2_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_2_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_write_ctrl_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (156:156:349)(156:156:349))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (262:396:504)(262:396:504))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_Mcount_binary_count_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (247:247:460)(247:247:460))
          (PORT ADR3 (254:254:451)(254:254:451))
          (PORT ADR4 (194:194:380)(194:194:380))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_Mcount_binary_count_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (261:261:485)(261:261:485))
          (PORT ADR1 (247:247:460)(247:247:460))
          (PORT ADR3 (254:254:451)(254:254:451))
          (PORT ADR4 (194:194:380)(194:194:380))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (281:415:523)(281:415:523))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (262:435:543)(262:435:543))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_Mcount_binary_count_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (28:28:130)(28:28:130))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_empty_out)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (PORT SET (283:437:609)(283:437:609))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (84:186:186)(84:186:186))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_xor_3_11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (94:94:305)(94:94:305))
          (PORT ADR0 (360:360:601)(360:360:601))
          (PORT ADR1 (578:578:943)(578:578:943))
          (PORT ADR2 (370:370:657)(370:370:657))
          (PORT ADR4 (190:190:380)(190:190:380))
          (PORT ADR5 (260:260:502)(260:260:502))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_cy_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (461:461:740)(461:461:740))
          (PORT ADR1 (365:365:632)(365:365:632))
          (PORT ADR3 (253:253:558)(253:253:558))
          (PORT ADR2 (387:387:714)(387:387:714))
          (PORT ADR5 (15:15:123)(15:15:123))
          (PORT ADR4 (181:181:370)(181:181:370))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd6_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (324:324:580)(324:324:580))
          (PORT ADR3 (437:437:797)(437:437:797))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (333:333:718)(333:333:718))
          (PORT ADR2 (278:278:493)(278:278:493))
          (PORT ADR4 (55:55:215)(55:55:215))
          (PORT ADR3 (248:248:417)(248:248:417))
          (PORT ADR0 (564:564:930)(564:564:930))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Msub_GND_13_o_GND_13_o_sub_31_OUT_3_0_cy_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:694)(375:375:694))
          (PORT ADR5 (150:150:328)(150:150:328))
          (PORT ADR2 (264:264:493)(264:264:493))
          (PORT ADR1 (272:272:445)(272:272:445))
          (PORT ADR4 (187:187:386)(187:187:386))
          (PORT ADR0 (416:416:702)(416:416:702))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (411:411:714)(411:411:714))
          (PORT ADR5 (123:123:310)(123:123:310))
          (PORT ADR3 (413:413:795)(413:413:795))
          (PORT ADR4 (189:189:358)(189:189:358))
          (PORT ADR0 (374:374:602)(374:374:602))
          (PORT ADR1 (253:253:438)(253:253:438))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (659:806:1108)(659:806:1108))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (254:254:445)(254:254:445))
          (PORT ADR3 (196:196:434)(196:196:434))
          (PORT ADR4 (65:65:187)(65:65:187))
          (PORT ADR5 (37:37:139)(37:37:139))
          (PORT ADR1 (368:368:629)(368:368:629))
          (PORT ADR2 (537:537:902)(537:537:902))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_blue_level_5_Inst_DvidGen_blue_level_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_blue_level_5_Inst_DvidGen_blue_level_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (133:133:264)(133:133:264))
          (PORT ADR0 (388:388:659)(388:388:659))
          (PORT ADR4 (186:186:404)(186:186:404))
          (PORT ADR1 (450:450:727)(450:450:727))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (133:133:264)(133:133:264))
          (PORT ADR0 (388:388:659)(388:388:659))
          (PORT ADR4 (186:186:404)(186:186:404))
          (PORT ADR1 (450:450:727)(450:450:727))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_5_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1000:1000:1636)(1000:1000:1636))
          (PORT ADR3 (672:672:1215)(672:672:1215))
          (PORT ADR0 (871:871:1371)(871:871:1371))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE renderer_rgb_13_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1000:1000:1636)(1000:1000:1636))
          (PORT ADR3 (672:672:1215)(672:672:1215))
          (PORT ADR0 (871:871:1371)(871:871:1371))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_blue_level_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1043:1189:1814)(1043:1189:1814))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1145:1145:1794)(1145:1145:1794))
          (PORT ADR2 (945:945:1548)(945:945:1548))
          (PORT ADR1 (1164:1164:1852)(1164:1164:1852))
          (PORT ADR4 (845:845:1453)(845:845:1453))
          (PORT ADR3 (98:98:327)(98:98:327))
          (PORT ADR5 (879:879:1527)(879:879:1527))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_green_level_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1040:1187:1812)(1040:1187:1812))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_13_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1172:1172:1869)(1172:1172:1869))
          (PORT ADR3 (1139:1139:1854)(1139:1139:1854))
          (PORT ADR2 (940:940:1527)(940:940:1527))
          (PORT ADR4 (895:895:1459)(895:895:1459))
          (PORT ADR1 (387:387:605)(387:387:605))
          (PORT ADR5 (879:879:1527)(879:879:1527))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_blue_level_7_Inst_DvidGen_blue_level_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_blue_level_7_Inst_DvidGen_blue_level_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Mmux_data_word271)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (128:128:259)(128:128:259))
          (PORT ADR4 (70:70:224)(70:70:224))
          (PORT ADR2 (189:189:334)(189:189:334))
          (PORT ADR0 (496:496:908)(496:496:908))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (128:128:259)(128:128:259))
          (PORT ADR4 (70:70:224)(70:70:224))
          (PORT ADR2 (189:189:334)(189:189:334))
          (PORT ADR0 (496:496:908)(496:496:908))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_blue_level_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (620:779:1129)(620:779:1129))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_Mmux_rgb221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (983:983:1547)(983:983:1547))
          (PORT ADR4 (921:921:1524)(921:921:1524))
          (PORT ADR3 (904:904:1524)(904:904:1524))
          (PORT ADR2 (915:915:1529)(915:915:1529))
          (PORT ADR1 (1207:1207:1971)(1207:1207:1971))
          (PORT ADR5 (983:983:1695)(983:983:1695))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_green_level_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (613:759:1109)(613:759:1109))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_14_31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1047:1047:1669)(1047:1047:1669))
          (PORT ADR2 (1125:1125:1858)(1125:1125:1858))
          (PORT ADR4 (1027:1027:1762)(1027:1027:1762))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE renderer_rgb_6_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1047:1047:1723)(1047:1047:1723))
          (PORT ADR0 (1047:1047:1669)(1047:1047:1669))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_blue_level_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (610:757:1107)(610:757:1107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_rgb_6_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1157:1157:1831)(1157:1157:1831))
          (PORT ADR3 (1004:1004:1684)(1004:1004:1684))
          (PORT ADR4 (1024:1024:1731)(1024:1024:1731))
          (PORT ADR2 (467:467:787)(467:467:787))
          (PORT ADR0 (435:435:817)(435:435:817))
          (PORT ADR5 (996:996:1708)(996:996:1708))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_xor_3_11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (403:403:759)(403:403:759))
          (PORT ADR2 (299:299:500)(299:299:500))
          (PORT ADR4 (200:200:380)(200:200:380))
          (PORT ADR0 (506:506:846)(506:506:846))
          (PORT ADR5 (164:164:342)(164:164:342))
          (PORT ADR1 (381:381:621)(381:381:621))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1011:1200:1717)(1011:1200:1717))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (279:279:460)(279:279:460))
          (PORT ADR0 (383:383:675)(383:383:675))
          (PORT ADR2 (324:324:560)(324:324:560))
          (PORT ADR5 (37:37:139)(37:37:139))
          (PORT ADR4 (218:218:463)(218:218:463))
          (PORT ADR3 (407:407:763)(407:407:763))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1017:1176:1693)(1017:1176:1693))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_xor_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (157:157:348)(157:157:348))
          (PORT ADR4 (178:178:377)(178:178:377))
          (PORT ADR1 (372:372:630)(372:372:630))
          (PORT ADR0 (499:499:858)(499:499:858))
          (PORT ADR2 (163:163:310)(163:163:310))
          (PORT ADR3 (118:118:329)(118:118:329))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_GND_13_o_GND_13_o_OR_18_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (216:216:379)(216:216:379))
          (PORT ADR5 (29:29:131)(29:29:131))
          (PORT ADR0 (436:436:664)(436:436:664))
          (PORT ADR2 (600:600:994)(600:600:994))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SRST (1007:1154:1671)(1007:1154:1671))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (144:144:331)(144:144:331))
          (PORT ADR3 (415:415:697)(415:415:697))
          (PORT ADR0 (409:409:670)(409:409:670))
          (PORT ADR2 (426:426:703)(426:426:703))
          (PORT ADR4 (99:99:221)(99:99:221))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_full_out)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (PORT SET (543:690:997)(543:690:997))
          (IOPATH CLK O (136:293:293)(136:293:293))
          (IOPATH SET O (60:110:110)(60:110:110))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_preset_empty)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (367:367:619)(367:367:619))
          (PORT ADR5 (122:122:312)(122:122:312))
          (PORT ADR0 (398:398:675)(398:398:675))
          (PORT ADR2 (342:342:598)(342:342:598))
          (PORT ADR4 (396:396:732)(396:396:732))
          (PORT ADR3 (380:380:755)(380:380:755))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_next_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (432:581:806)(432:581:806))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_9_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (223:223:492)(223:223:492))
          (PORT ADR4 (246:246:444)(246:246:444))
          (PORT ADR2 (283:283:502)(283:283:502))
          (PORT ADR1 (409:409:649)(409:409:649))
          (PORT ADR3 (351:351:637)(351:351:637))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_next_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (436:585:810)(436:585:810))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_7_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (358:358:670)(358:358:670))
          (PORT ADR3 (310:310:516)(310:310:516))
          (PORT ADR5 (285:285:527)(285:285:527))
          (PORT ADR4 (200:200:372)(200:200:372))
          (PORT ADR2 (285:285:509)(285:285:509))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_next_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (438:566:791)(438:566:791))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_6_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (280:280:579)(280:280:579))
          (PORT ADR3 (284:284:518)(284:284:518))
          (PORT ADR0 (517:517:874)(517:517:874))
          (PORT ADR1 (238:238:472)(238:238:472))
          (PORT ADR5 (134:134:321)(134:134:321))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_next_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (448:621:846)(448:621:846))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge SET) (posedge CLK) (20:23:23)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_next_4_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (375:375:688)(375:375:688))
          (PORT ADR4 (241:241:471)(241:241:471))
          (PORT ADR2 (417:417:714)(417:417:714))
          (PORT ADR5 (30:30:138)(30:30:138))
          (PORT ADR1 (487:487:799)(487:487:799))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_count_11_GND_9_o_LessThan_12_o12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (356:356:637)(356:356:637))
          (PORT ADR1 (346:346:653)(346:346:653))
          (PORT ADR2 (291:291:566)(291:291:566))
          (PORT ADR3 (233:233:470)(233:233:470))
          (PORT ADR4 (170:170:378)(170:170:378))
          (PORT ADR5 (36:36:138)(36:36:138))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_count_11_GND_9_o_LessThan_12_o13)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (163:163:387)(163:163:387))
          (PORT ADR1 (386:386:651)(386:386:651))
          (PORT ADR2 (163:163:320)(163:163:320))
          (PORT ADR0 (279:279:489)(279:279:489))
          (PORT ADR3 (290:290:550)(290:290:550))
          (PORT ADR5 (234:234:479)(234:234:479))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (664:664:1119)(664:664:1119))
          (PORT ADR4 (164:164:378)(164:164:378))
          (PORT ADR1 (224:224:458)(224:224:458))
          (PORT ADR3 (364:364:695)(364:364:695))
          (PORT ADR2 (292:292:532)(292:292:532))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_2_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (389:389:725)(389:389:725))
          (PORT ADR1 (491:491:877)(491:491:877))
          (PORT ADR5 (21:21:127)(21:21:127))
          (PORT ADR3 (392:392:717)(392:392:717))
          (PORT ADR4 (337:337:608)(337:337:608))
          (PORT ADR0 (403:403:692)(403:403:692))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (490:490:851)(490:490:851))
          (IOPATH IA O (41:91:91)(41:91:91))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT51_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (390:390:683)(390:390:683))
          (PORT ADR2 (427:427:722)(427:427:722))
          (PORT ADR0 (514:514:866)(514:514:866))
          (PORT ADR3 (282:282:521)(282:282:521))
          (PORT ADR4 (500:500:831)(500:500:831))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT51_G_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (534:534:911)(534:534:911))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT7)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (726:726:1227)(726:726:1227))
          (PORT ADR2 (543:543:930)(543:543:930))
          (PORT ADR3 (357:357:661)(357:357:661))
          (PORT ADR0 (492:492:852)(492:492:852))
          (PORT ADR4 (199:199:372)(199:199:372))
          (PORT ADR5 (563:563:950)(563:563:950))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (637:637:1082)(637:637:1082))
          (PORT ADR5 (258:258:518)(258:258:518))
          (PORT ADR3 (479:479:840)(479:479:840))
          (PORT ADR4 (314:314:614)(314:314:614))
          (PORT ADR1 (382:382:615)(382:382:615))
          (PORT ADR2 (674:674:1116)(674:674:1116))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N34_N34_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (446:446:778)(446:446:778))
          (PORT ADR3 (211:211:459)(211:211:459))
          (PORT ADR2 (299:299:542)(299:299:542))
          (PORT ADR5 (323:323:598)(323:323:598))
          (PORT ADR4 (129:129:303)(129:129:303))
          (PORT ADR1 (655:655:1109)(655:655:1109))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_2_SW0_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (409:409:688)(409:409:688))
          (PORT ADR2 (181:181:324)(181:181:324))
          (PORT ADR5 (26:26:152)(26:26:152))
          (PORT ADR3 (441:441:711)(441:441:711))
          (PORT ADR4 (320:320:565)(320:320:565))
          (PORT ADR1 (370:370:628)(370:370:628))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_GND_13_o_GND_13_o_OR_17_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (468:468:819)(468:468:819))
          (PORT ADR4 (361:361:630)(361:361:630))
          (PORT ADR1 (555:555:935)(555:555:935))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_ADDERTREE_INTERNAL_Madd6_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (388:388:686)(388:388:686))
          (PORT ADR2 (468:468:819)(468:468:819))
          (PORT ADR4 (361:361:630)(361:361:630))
          (PORT ADR1 (555:555:935)(555:555:935))
          (IOPATH ADR3 O (143:187:187)(143:187:187))
          (IOPATH ADR2 O (143:187:187)(143:187:187))
          (IOPATH ADR4 O (143:187:187)(143:187:187))
          (IOPATH ADR1 O (143:187:187)(143:187:187))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_2_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (110:110:286)(110:110:286))
          (PORT ADR4 (211:211:407)(211:211:407))
          (PORT ADR2 (158:158:339)(158:158:339))
          (PORT ADR5 (320:320:562)(320:320:562))
          (PORT ADR0 (398:398:687)(398:398:687))
          (PORT ADR1 (382:382:650)(382:382:650))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_5_Inst_DvidGen_dvid_ser_out_fifo_n0035_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_5_Inst_DvidGen_dvid_ser_out_fifo_n0035_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_5_Inst_DvidGen_dvid_ser_out_fifo_n0035_5_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_n0035_5_Inst_DvidGen_dvid_ser_out_fifo_n0035_5_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:74:74)(48:74:74))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:867:867)(450:867:867))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(negedge I) (posedge CLK) (49:20:20)(2:6:6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (448:861:861)(448:861:861))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(negedge I) (posedge CLK) (59:-70:-70)(81:92:92))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (450:901:901)(450:901:901))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(negedge I) (posedge CLK) (60:44:44)(-24:-18:-18))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (437:837:837)(437:837:837))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(negedge I) (posedge CLK) (76:-66:-66)(98:134:134))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (449:885:885)(449:885:885))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(negedge I) (posedge CLK) (50:28:28)(0:-3:-3))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (447:846:846)(447:846:846))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(negedge I) (posedge CLK) (81:-93:-93)(111:158:158))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (156:203:203)(156:203:203))
          (IOPATH RADR1 O (156:203:203)(156:203:203))
          (IOPATH RADR2 O (156:203:203)(156:203:203))
          (IOPATH RADR3 O (156:203:203)(156:203:203))
          (IOPATH RADR4 O (156:203:203)(156:203:203))
          (IOPATH CLK O (441:854:854)(441:854:854))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(negedge I) (posedge CLK) (41:12:12)(4:10:10))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE (304:346:609)(304:346:609))
          (IOPATH RADR0 O (143:187:187)(143:187:187))
          (IOPATH RADR1 O (143:187:187)(143:187:187))
          (IOPATH RADR2 O (143:187:187)(143:187:187))
          (IOPATH RADR3 O (143:187:187)(143:187:187))
          (IOPATH RADR4 O (143:187:187)(143:187:187))
          (IOPATH CLK O (442:836:836)(442:836:836))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1038))
        (SETUPHOLD(posedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(negedge I) (posedge CLK) (73:-98:-98)(120:165:165))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-88:-215:-215)(293:335:335))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-88:-226:-226)(295:347:347))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (9:-46:-46)(172:203:203))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (59:34:34)(128:140:140))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (70:47:47)(57:250:250))
        (SETUPHOLD(posedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
        (SETUPHOLD(negedge WE) (posedge CLK) (208:212:212)(-62:-2:-2))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (654:803:1179)(654:803:1179))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (658:807:1183)(658:807:1183))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (660:788:1164)(660:788:1164))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_DataOut_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (670:843:1219)(670:843:1219))
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_going_full)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:154:154)(98:154:154))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(negedge I) (posedge CLK) (100:112:112)(-92))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:61:61)(230:490:490))
        (RECREM(negedge RST) (posedge CLK) (5:6:6)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_going_full_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (376:376:603)(376:376:603))
          (PORT ADR0 (429:429:715)(429:429:715))
          (PORT ADR2 (542:542:972)(542:542:972))
          (PORT ADR5 (32:32:134)(32:32:134))
          (PORT ADR3 (266:266:536)(266:266:536))
          (PORT ADR4 (307:307:604)(307:307:604))
          (IOPATH ADR1 O (156:203:203)(156:203:203))
          (IOPATH ADR0 O (156:203:203)(156:203:203))
          (IOPATH ADR2 O (156:203:203)(156:203:203))
          (IOPATH ADR5 O (156:203:203)(156:203:203))
          (IOPATH ADR3 O (156:203:203)(156:203:203))
          (IOPATH ADR4 O (156:203:203)(156:203:203))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_n00712)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (231:231:478)(231:231:478))
          (PORT ADR1 (410:410:662)(410:410:662))
          (PORT ADR2 (174:174:311)(174:174:311))
          (PORT ADR0 (409:409:632)(409:409:632))
          (PORT ADR4 (87:87:203)(87:87:203))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge SET) (posedge CLK) (22)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_GND_9_o_GND_9_o_OR_1_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (176:176:409)(176:176:409))
          (PORT ADR0 (367:367:638)(367:367:638))
          (PORT ADR5 (128:128:294)(128:128:294))
          (PORT ADR2 (288:288:497)(288:288:497))
          (PORT ADR3 (206:206:401)(206:206:401))
          (PORT ADR1 (372:372:626)(372:372:626))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_blank)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_GND_9_o_GND_9_o_OR_1_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (354:354:614)(354:354:614))
          (PORT ADR1 (638:638:1042)(638:638:1042))
          (PORT ADR3 (209:209:493)(209:209:493))
          (PORT ADR2 (256:256:482)(256:256:482))
          (PORT ADR4 (163:163:356)(163:163:356))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_v_count_11_GND_9_o_LessThan_12_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (267:267:483)(267:267:483))
          (PORT ADR5 (129:129:310)(129:129:310))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_GND_9_o_v_count_11_LessThan_11_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (266:266:481)(266:266:481))
          (PORT ADR3 (322:322:596)(322:322:596))
          (PORT ADR5 (142:142:320)(142:142:320))
          (PORT ADR0 (381:381:664)(381:381:664))
          (PORT ADR4 (279:279:579)(279:279:579))
          (PORT ADR1 (397:397:648)(397:397:648))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_vsync)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_vsync_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (251:251:480)(251:251:480))
          (PORT ADR5 (10:10:118)(10:10:118))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd_03_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd_03_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_GND_13_o_GND_13_o_OR_17_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (360:360:705)(360:360:705))
          (PORT ADR4 (466:466:773)(466:466:773))
          (PORT ADR0 (395:395:651)(395:395:651))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_ADDERTREE_INTERNAL_Madd6_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (653:653:1037)(653:653:1037))
          (PORT ADR3 (360:360:705)(360:360:705))
          (PORT ADR4 (466:466:773)(466:466:773))
          (PORT ADR0 (395:395:651)(395:395:651))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_2_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (395:395:719)(395:395:719))
          (PORT ADR4 (317:317:639)(317:317:639))
          (PORT ADR5 (21:21:127)(21:21:127))
          (PORT ADR3 (391:391:769)(391:391:769))
          (PORT ADR1 (399:399:657)(399:399:657))
          (PORT ADR0 (461:461:742)(461:461:742))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_cy_0_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (142:142:347)(142:142:347))
          (PORT ADR2 (295:295:514)(295:295:514))
          (PORT ADR4 (210:210:405)(210:210:405))
          (PORT ADR1 (279:279:461)(279:279:461))
          (PORT ADR3 (392:392:715)(392:392:715))
          (PORT ADR0 (649:649:1045)(649:649:1045))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_9_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_9_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (678:678:1062)(678:678:1062))
          (PORT ADR3 (282:282:489)(282:282:489))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT41_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (442:442:742)(442:442:742))
          (PORT ADR4 (296:296:593)(296:296:593))
          (PORT ADR1 (678:678:1062)(678:678:1062))
          (PORT ADR3 (282:282:489)(282:282:489))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (756:756:1202)(756:756:1202))
          (PORT ADR0 (681:681:1315)(681:681:1315))
          (PORT ADR2 (467:467:844)(467:467:844))
          (PORT ADR4 (296:296:556)(296:296:556))
          (PORT ADR5 (390:390:683)(390:390:683))
          (PORT ADR3 (232:232:481)(232:232:481))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (568:568:966)(568:568:966))
          (PORT ADR5 (194:194:372)(194:194:372))
          (PORT ADR0 (527:527:846)(527:527:846))
          (PORT ADR3 (478:478:892)(478:478:892))
          (PORT ADR1 (385:385:606)(385:385:606))
          (PORT ADR2 (680:680:1110)(680:680:1110))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Mmux_dc_bias_3_Ctrl_1_mux_36_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (634:634:1045)(634:634:1045))
          (PORT ADR2 (528:528:856)(528:528:856))
          (PORT ADR3 (351:351:665)(351:351:665))
          (PORT ADR5 (314:314:587)(314:314:587))
          (PORT ADR4 (249:249:441)(249:249:441))
          (PORT ADR0 (647:647:1079)(647:647:1079))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_0_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_0_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (485:485:803)(485:485:803))
          (PORT ADR0 (515:515:883)(515:515:883))
          (PORT ADR1 (251:251:432)(251:251:432))
          (PORT ADR4 (190:190:429)(190:190:429))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_ADDERTREE_INTERNAL_Madd5_lut_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (474:474:773)(474:474:773))
          (PORT ADR4 (478:478:785)(478:478:785))
          (PORT ADR3 (394:394:739)(394:394:739))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_ADDERTREE_INTERNAL_Madd5_cy_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (474:474:773)(474:474:773))
          (PORT ADR4 (478:478:785)(478:478:785))
          (PORT ADR3 (394:394:739)(394:394:739))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (459:459:755)(459:459:755))
          (PORT ADR4 (75:75:206)(75:75:206))
          (PORT ADR0 (645:645:1008)(645:645:1008))
          (PORT ADR5 (30:30:136)(30:30:136))
          (PORT ADR3 (109:109:338)(109:109:338))
          (PORT ADR2 (555:555:904)(555:555:904))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_3_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (259:259:450)(259:259:450))
          (PORT ADR3 (365:365:694)(365:365:694))
          (PORT ADR5 (178:178:350)(178:178:350))
          (PORT ADR1 (404:404:622)(404:404:622))
          (PORT ADR4 (213:213:408)(213:213:408))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_going_empty)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_going_empty_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (406:406:620)(406:406:620))
          (PORT ADR2 (315:315:552)(315:315:552))
          (PORT ADR4 (310:310:569)(310:310:569))
          (PORT ADR3 (241:241:447)(241:241:447))
          (PORT ADR0 (415:415:676)(415:415:676))
          (PORT ADR5 (396:396:759)(396:396:759))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge SET) (posedge CLK) (48:53:53)(-48))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_xored_5_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_xored_5_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_xored_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (514:514:907)(514:514:907))
          (PORT ADR2 (688:688:1126)(688:688:1126))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_xor_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (415:415:763)(415:415:763))
          (PORT ADR1 (519:519:887)(519:519:887))
          (PORT ADR4 (222:222:435)(222:222:435))
          (PORT ADR3 (514:514:907)(514:514:907))
          (PORT ADR2 (688:688:1126)(688:688:1126))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
          (IOPATH ADR1 O (129:184:184)(129:184:184))
          (IOPATH ADR4 O (129:184:184)(129:184:184))
          (IOPATH ADR3 O (129:184:184)(129:184:184))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (544:646:964)(544:646:964))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Maccum_dc_bias_lut_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (351:351:616)(351:351:616))
          (PORT ADR5 (416:416:752)(416:416:752))
          (PORT ADR4 (199:199:413)(199:199:413))
          (PORT ADR2 (164:164:341)(164:164:341))
          (PORT ADR0 (547:547:927)(547:547:927))
          (PORT ADR1 (484:484:804)(484:484:804))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_3_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:47:47)(38:47:47))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (540:695:984)(540:695:984))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (543:677:966)(543:677:966))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_Mxor_binary_count_3_GND_19_o_xor_1_OUT_1_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:480)(267:267:480))
          (PORT ADR0 (382:382:620)(382:382:620))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_Mxor_binary_count_3_GND_19_o_xor_1_OUT_2_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (173:173:343)(173:173:343))
          (PORT ADR0 (382:382:620)(382:382:620))
          (IOPATH ADR2 O (129:184:184)(129:184:184))
          (IOPATH ADR0 O (129:184:184)(129:184:184))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (562:696:985)(562:696:985))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (543:716:1005)(543:716:1005))
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:223:223)(82:235:235))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:223:223)(82:235:235))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_Result_1_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (48:48:150)(48:48:150))
          (PORT ADR1 (380:380:580)(380:380:580))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_n00711)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:624)(370:370:624))
          (PORT ADR3 (212:212:407)(212:212:407))
          (PORT ADR0 (380:380:651)(380:380:651))
          (PORT ADR4 (163:163:381)(163:163:381))
          (PORT ADR2 (280:280:489)(280:280:489))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_n00713)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (269:269:448)(269:269:448))
          (PORT ADR4 (170:170:348)(170:170:348))
          (PORT ADR2 (269:269:480)(269:269:480))
          (PORT ADR0 (387:387:646)(387:387:646))
          (PORT ADR5 (16:16:124)(16:16:124))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_11_GND_9_o_equal_16_o_11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (253:253:552)(253:253:552))
          (PORT ADR5 (180:180:358)(180:180:358))
          (PORT ADR4 (207:207:408)(207:207:408))
          (PORT ADR2 (391:391:676)(391:391:676))
          (PORT ADR1 (425:425:680)(425:425:680))
          (PORT ADR0 (474:474:755)(474:474:755))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_next_11_GND_9_o_equal_16_o_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1066:1066:1770)(1066:1066:1770))
          (PORT ADR0 (411:411:672)(411:411:672))
          (PORT ADR5 (148:148:329)(148:148:329))
          (PORT ADR2 (413:413:667)(413:413:667))
          (PORT ADR3 (241:241:488)(241:241:488))
          (PORT ADR1 (481:481:765)(481:481:765))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_GND_9_o_h_count_11_LessThan_9_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:632)(361:361:632))
          (PORT ADR1 (357:357:596)(357:357:596))
          (PORT ADR5 (903:903:1537)(903:903:1537))
          (PORT ADR2 (277:277:486)(277:277:486))
          (PORT ADR4 (305:305:614)(305:305:614))
          (PORT ADR3 (566:566:1013)(566:566:1013))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_v_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_GND_9_o_v_count_11_LessThan_11_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (465:465:809)(465:465:809))
          (PORT ADR1 (405:405:619)(405:405:619))
          (PORT ADR3 (120:120:288)(120:120:288))
          (PORT ADR5 (23:23:125)(23:23:125))
          (PORT ADR0 (265:265:450)(265:265:450))
          (PORT ADR4 (198:198:393)(198:198:393))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_hsync_Inst_DvidGen_hsync_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_h_count_11_GND_9_o_LessThan_10_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (116:116:247)(116:116:247))
          (PORT ADR5 (136:136:314)(136:136:314))
          (PORT ADR4 (175:175:405)(175:175:405))
          (PORT ADR1 (374:374:625)(374:374:625))
          (PORT ADR2 (291:291:512)(291:291:512))
          (PORT ADR0 (686:686:1183)(686:686:1183))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_hsync)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_hsync_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (259:259:436)(259:259:436))
          (PORT ADR2 (230:230:512)(230:230:512))
          (PORT ADR0 (351:351:592)(351:351:592))
          (PORT ADR3 (213:213:462)(213:213:462))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_hsync_Inst_DvidGen_h_next_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:395)(205:205:395))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_h_count_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_21_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_21_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:95:95)(64:95:95))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Madd_GND_13_o_data_word_disparity_3_add_32_OUT_lut_0_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (592:592:960)(592:592:960))
          (PORT ADR4 (455:455:790)(455:455:790))
          (PORT ADR3 (511:511:913)(511:511:913))
          (PORT ADR0 (552:552:898)(552:552:898))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_TMDS_encoder_green_Maccum_dc_bias_lut_1_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (510:510:844)(510:510:844))
          (PORT ADR2 (592:592:960)(592:592:960))
          (PORT ADR4 (455:455:790)(455:455:790))
          (PORT ADR3 (511:511:913)(511:511:913))
          (PORT ADR0 (552:552:898)(552:552:898))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_2_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_2_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:70:70)(46:70:70))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (786:919:1389)(786:919:1389))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_Mcount_binary_count_xor_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (269:269:433)(269:269:433))
          (PORT ADR3 (234:234:495)(234:234:495))
          (PORT ADR4 (227:227:390)(227:227:390))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_Mcount_binary_count_xor_3_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (273:273:456)(273:273:456))
          (PORT ADR0 (269:269:433)(269:269:433))
          (PORT ADR3 (234:234:495)(234:234:495))
          (PORT ADR4 (227:227:390)(227:227:390))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (810:957:1427)(810:957:1427))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (780:890:1360)(780:890:1360))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:120:120)(290:300:300))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:120:120)(290:300:300))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_Mcount_binary_count_xor_0_11_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (29:29:131)(29:29:131))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE renderer_hpos_latched_3_renderer_hpos_latched_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:67:67)(54:67:67))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE renderer_Mmux_use_foreground_color_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (251:251:525)(251:251:525))
          (IOPATH IA O (41:66:66)(41:66:66))
          (IOPATH IB O (38:71:71)(38:71:71))
          (IOPATH SEL O (58:96:96)(58:96:96))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_Mmux_use_foreground_color_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (874:874:1370)(874:874:1370))
          (PORT ADR1 (786:786:1280)(786:786:1280))
          (PORT ADR5 (332:332:634)(332:332:634))
          (PORT ADR2 (420:420:786)(420:420:786))
          (PORT ADR3 (829:829:1269)(829:829:1269))
          (PORT ADR4 (248:248:553)(248:248:553))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_Mmux_use_foreground_color_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (848:848:1369)(848:848:1369))
          (PORT ADR3 (565:565:1047)(565:565:1047))
          (PORT ADR5 (576:576:1029)(576:576:1029))
          (PORT ADR1 (582:582:1007)(582:582:1007))
          (PORT ADR4 (619:619:1099)(619:619:1099))
          (PORT ADR2 (526:526:913)(526:526:913))
          (IOPATH ADR0 O (142:205:205)(142:205:205))
          (IOPATH ADR3 O (142:205:205)(142:205:205))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
          (IOPATH ADR1 O (142:205:205)(142:205:205))
          (IOPATH ADR4 O (142:205:205)(142:205:205))
          (IOPATH ADR2 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE renderer_hpos_latched_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (430))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE renderer_hpos_latched_3_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (17:17:119)(17:17:119))
          (IOPATH ADR5 O (142:205:205)(142:205:205))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_clock_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Inst_DvidGen_dvid_ser_ser_in_clock_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (243:243:449)(243:243:449))
          (PORT ADR5 (1854:1854:3101)(1854:1854:3101))
          (PORT ADR4 (2325:2325:3838)(2325:2325:3838))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:115:115)(64:115:115))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(negedge I) (posedge CLK) (100:137:137)(-60:-121:-121))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:415:415))
        (RECREM(negedge RST) (posedge CLK) (10:11:11)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE LEDs_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:54:54)(43:54:54))
          (IOPATH CLK O (136:293:293)(136:293:293))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (394))
        (SETUPHOLD(posedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(negedge I) (posedge CLK) (86:101:101)(-82:-95:-95))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:50:50)(-20:320:320))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:16:16))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (727:727:1198)(727:727:1198))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (702:702:1079)(702:702:1079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (630:630:977)(630:630:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (566:566:905)(566:566:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (717:717:1173)(717:717:1173))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (700:700:1141)(700:700:1141))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (621:621:981)(621:621:981))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (813:813:1367)(813:813:1367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (721:721:1151)(721:721:1151))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (764:764:1187)(764:764:1187))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (768:768:1191)(768:768:1191))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_ADDRB_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (762:762:1159)(762:762:1159))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM1_CLKB)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (695:695:1265)(695:695:1265))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (410:410:770)(410:410:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (329:329:644)(329:329:644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (390:390:726)(390:390:726))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (444:444:801)(444:444:801))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (180:180:367)(180:180:367))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (251:251:511)(251:251:511))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (251:251:511)(251:251:511))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (389:389:743)(389:389:743))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (288:288:572)(288:288:572))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (285:285:569)(285:285:569))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (280:280:537)(280:280:537))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_ADDRB_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (431:431:750)(431:431:750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM2_CLKB)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (594:594:1164)(594:594:1164))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1008:1008:1647)(1008:1008:1647))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (791:791:1270)(791:791:1270))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (722:722:1197)(722:722:1197))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1234:1234:1801)(1234:1234:1801))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (946:946:1554)(946:946:1554))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (932:932:1525)(932:932:1525))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (870:870:1399)(870:870:1399))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (745:745:1217)(745:745:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1032:1032:1666)(1032:1032:1666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (951:951:1566)(951:951:1566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1006:1006:1607)(1006:1006:1607))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_ADDRB_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (756:756:1217)(756:756:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM3_CLKB)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (676:676:1246)(676:676:1246))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1137:1137:1865)(1137:1137:1865))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (919:919:1500)(919:919:1500))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (850:850:1427)(850:850:1427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1360:1360:2022)(1360:1360:2022))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1253:1253:2065)(1253:1253:2065))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1068:1068:1745)(1068:1068:1745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1097:1097:1778)(1097:1097:1778))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (873:873:1434)(873:873:1434))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1160:1160:1896)(1160:1160:1896))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1176:1176:1943)(1176:1176:1943))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1231:1231:1984)(1231:1231:1984))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_ADDRB_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1063:1063:1728)(1063:1063:1728))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_text_buffer_Mram_RAM4_CLKB)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1239)(669:669:1239))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (900:900:1426)(900:900:1426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (707:707:1222)(707:707:1222))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (696:696:1225)(696:696:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (670:670:1211)(670:670:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1063:1063:1690)(1063:1063:1690))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (692:692:1220)(692:692:1220))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (769:769:1327)(769:769:1327))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (812:812:1382)(812:812:1382))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (991:991:1688)(991:991:1688))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1242:1242:1998)(1242:1242:1998))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (996:996:1720)(996:996:1720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_ADDRA_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1096:1096:1843)(1096:1096:1843))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom1_CLKA)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (582:582:1152)(582:582:1152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_10_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (734:734:1176)(734:734:1176))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_11_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (443:443:806)(443:443:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_12_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (393:393:770)(393:393:770))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_13_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (407:407:796)(407:407:796))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (522:522:939)(522:522:939))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_3_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (556:556:948)(556:556:948))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_4_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (553:553:945)(553:553:945))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_5_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (539:539:972)(539:539:972))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_6_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (832:832:1427)(832:832:1427))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_7_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (973:973:1551)(973:973:1551))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_8_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (758:758:1331)(758:758:1331))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_ADDRA_9_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (833:833:1428)(833:833:1428))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_character_rom_Mram_rom2_CLKA)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (585:585:1155)(585:585:1155))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (502:502:1072)(502:502:1072))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (502:502:1072)(502:502:1072))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (502:502:1072)(502:502:1072))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (502:502:1072)(502:502:1072))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (501:501:1071)(501:501:1071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (501:501:1071)(501:501:1071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (501:501:1071)(501:501:1071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (501:501:1071)(501:501:1071))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (496:496:1066)(496:496:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (496:496:1066)(496:496:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (496:496:1066)(496:496:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (496:496:1066)(496:496:1066))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (493:493:1063)(493:493:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (493:493:1063)(493:493:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (493:493:1063)(493:493:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (493:493:1063)(493:493:1063))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (491:491:1061)(491:491:1061))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count50_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (491:491:1061)(491:491:1061))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (637:637:1207)(637:637:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (625:625:1195)(625:625:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (625:625:1195)(625:625:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_next_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (625:625:1195)(625:625:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (550:550:1120)(550:550:1120))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (550:550:1120)(550:550:1120))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (550:550:1120)(550:550:1120))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (550:550:1120)(550:550:1120))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (554:554:1124)(554:554:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (554:554:1124)(554:554:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (554:554:1124)(554:554:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (554:554:1124)(554:554:1124))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (553:553:1123)(553:553:1123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (553:553:1123)(553:553:1123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (553:553:1123)(553:553:1123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (553:553:1123)(553:553:1123))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (552:552:1122)(552:552:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (552:552:1122)(552:552:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (552:552:1122)(552:552:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (552:552:1122)(552:552:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (551:551:1121)(551:551:1121))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (549:549:1119)(549:549:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_count32_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (549:549:1119)(549:549:1119))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_OBUFDS_blue_OBUFDS_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_OBUFDS_green_OBUFDS_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_OBUFDS_red_OBUFDS_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (319:319:362)(319:319:362))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_OBUFDS_clock_OBUFDS_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (268:268:311)(268:268:311))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_0_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1767:1767:2707)(1767:1767:2707))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_1_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1707:1707:2688)(1707:1707:2688))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_2_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1472:1472:2298)(1472:1472:2298))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_3_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1670:1670:2597)(1670:1670:2597))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_4_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1796:1796:2710)(1796:1796:2710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_5_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1736:1736:2666)(1736:1736:2666))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_6_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1796:1796:2710)(1796:1796:2710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_7_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1469:1469:2300)(1469:1469:2300))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_master_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (667:667:1237)(667:667:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_master_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (769:769:1384)(769:769:1384))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_PLL_BASE_32m_to_25p6m_PLL_ADV_CLKIN2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (577:577:1276)(577:577:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFG_clk25p6m_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (261:261:553)(261:261:553))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Clk50_BUFGP_BUFG_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (126:126:599)(126:126:599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_PLL_BASE_inst_PLL_ADV_CLKIN2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (574:574:1273)(574:574:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_D2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (851:851:1513)(851:851:1513))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_D3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (892:892:1537)(892:892:1537))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (667:667:1237)(667:667:1237))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (841:841:1518)(841:841:1518))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_b_OSERDES2_slave_D4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (670:670:1210)(670:670:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFG_pclockx2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (176:176:422)(176:176:422))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_master_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (499:499:1069)(499:499:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_master_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1319)(797:797:1319))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFPLL_inst_PLLIN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1195:1195:1506)(1195:1195:1506))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFPLL_inst_GCLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (631:631:1272)(631:631:1272))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFPLL_inst_LOCKED)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1213:1213:1548)(1213:1213:1548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFG_clk32m_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (126:126:599)(126:126:599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_clocking_BUFG_pclock_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (176:176:422)(176:176:422))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_master_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (683:683:1253)(683:683:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_master_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (605:605:1060)(605:605:1060))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_D2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (539:539:985)(539:539:985))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_D3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1152)(668:668:1152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (499:499:1069)(499:499:1069))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (539:539:985)(539:539:985))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_c_OSERDES2_slave_D4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1152)(668:668:1152))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_master_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (686:686:1256)(686:686:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_master_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (722:722:1248)(722:722:1248))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_D2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (597:597:1043)(597:597:1043))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_D3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (723:723:1211)(723:723:1211))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (683:683:1253)(683:683:1253))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (803:803:1326)(803:803:1326))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_g_OSERDES2_slave_D4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (726:726:1210)(726:726:1210))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_D2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (701:701:1221)(701:701:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_D3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (749:749:1242)(749:749:1242))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_CLKDIV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (686:686:1256)(686:686:1256))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_D1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (806:806:1383)(806:806:1383))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_output_serializer_r_OSERDES2_slave_D4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (701:701:1221)(701:701:1221))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_red_level_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (654:654:1224)(654:654:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_red_level_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (654:654:1224)(654:654:1224))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_green_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_green_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_green_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_green_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_green_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_red_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1234)(664:664:1234))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (655:655:1225)(655:655:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMD_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1129)(680:680:1129))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (649:649:1086)(649:649:1086))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (632:632:1053)(632:632:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (590:590:978)(590:590:978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (119:119:285)(119:119:285))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1129)(680:680:1129))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (649:649:1086)(649:649:1086))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (632:632:1053)(632:632:1053))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (590:590:978)(590:590:978))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (220:220:410)(220:220:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMC_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1162)(687:687:1162))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (648:648:1134)(648:648:1134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (665:665:1174)(665:665:1174))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (604:604:1051)(604:604:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (537:537:957)(537:537:957))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1162)(687:687:1162))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (648:648:1134)(648:648:1134))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (665:665:1174)(665:665:1174))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (604:604:1051)(604:604:1051))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1024)(598:598:1024))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMB_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (695:695:1163)(695:695:1163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1111)(664:664:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (511:511:905)(511:511:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1057)(598:598:1057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (431:431:806)(431:431:806))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (695:695:1163)(695:695:1163))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1111)(664:664:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (511:511:905)(511:511:905))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1057)(598:598:1057))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (724:724:1286)(724:724:1286))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (460:460:754)(460:460:754))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (464:464:745)(464:464:745))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (447:447:766)(447:447:766))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem2_RAMA_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (291:291:539)(291:291:539))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (419:419:773)(419:419:773))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (218:218:432)(218:218:432))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (542:542:921)(542:542:921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (413:413:735)(413:413:735))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMD_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (811:811:1354)(811:811:1354))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (967:967:1582)(967:967:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (741:741:1267)(741:741:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (744:744:1260)(744:744:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (832:832:1305)(832:832:1305))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (811:811:1354)(811:811:1354))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (967:967:1582)(967:967:1582))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (741:741:1267)(741:741:1267))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (744:744:1260)(744:744:1260))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (989:989:1498)(989:989:1498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMC_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (984:984:1570)(984:984:1570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (951:951:1615)(951:951:1615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (748:748:1342)(748:748:1342))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (710:710:1195)(710:710:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (477:477:859)(477:477:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (984:984:1570)(984:984:1570))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (951:951:1615)(951:951:1615))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (748:748:1342)(748:748:1342))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (710:710:1195)(710:710:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:759)(428:428:759))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMB_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (871:871:1412)(871:871:1412))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (901:901:1488)(901:901:1488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (727:727:1282)(727:727:1282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (704:704:1201)(704:704:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (477:477:859)(477:477:859))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (871:871:1412)(871:871:1412))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (901:901:1488)(901:901:1488))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (727:727:1282)(727:727:1282))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (704:704:1201)(704:704:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (861:861:1341)(861:861:1341))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (687:687:1153)(687:687:1153))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1122)(669:669:1122))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (560:560:958)(560:560:958))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem3_RAMA_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (504:504:924)(504:504:924))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMD_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (908:908:1515)(908:908:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1074:1074:1753)(1074:1074:1753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (786:786:1273)(786:786:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (721:721:1178)(721:721:1178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (521:521:936)(521:521:936))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (908:908:1515)(908:908:1515))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1074:1074:1753)(1074:1074:1753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (786:786:1273)(786:786:1273))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (721:721:1178)(721:721:1178))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (462:462:844)(462:462:844))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMC_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1083:1083:1733)(1083:1083:1733))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1058:1058:1786)(1058:1058:1786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (856:856:1514)(856:856:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (815:815:1423)(815:815:1423))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (461:461:879)(461:461:879))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1083:1083:1733)(1083:1083:1733))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1058:1058:1786)(1058:1058:1786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (856:856:1514)(856:856:1514))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (815:815:1423)(815:815:1423))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (256:256:421)(256:256:421))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMB_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (970:970:1575)(970:970:1575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (898:898:1497)(898:898:1497))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (835:835:1454)(835:835:1454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (715:715:1276)(715:715:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (257:257:514)(257:257:514))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (970:970:1575)(970:970:1575))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (898:898:1497)(898:898:1497))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (835:835:1454)(835:835:1454))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (715:715:1276)(715:715:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (429:429:786)(429:429:786))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (783:783:1313)(783:783:1313))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (853:853:1414)(853:853:1414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (598:598:1016)(598:598:1016))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem5_RAMA_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1208)(680:680:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMD_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (922:922:1541)(922:922:1541))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1078:1078:1769)(1078:1078:1769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (773:773:1276)(773:773:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (727:727:1207)(727:727:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (699:699:1073)(699:699:1073))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (922:922:1541)(922:922:1541))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1078:1078:1769)(1078:1078:1769))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (773:773:1276)(773:773:1276))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (727:727:1207)(727:727:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (220:220:410)(220:220:410))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMC_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1034:1034:1725)(1034:1034:1725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1062:1062:1802)(1062:1062:1802))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (959:959:1681)(959:959:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (956:956:1555)(956:956:1555))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (705:705:1079)(705:705:1079))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1034:1034:1725)(1034:1034:1725))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1062:1062:1802)(1062:1062:1802))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (959:959:1681)(959:959:1681))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (956:956:1555)(956:956:1555))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (810:810:1209)(810:810:1209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMB_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (987:987:1630)(987:987:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1012:1012:1675)(1012:1012:1675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (938:938:1621)(938:938:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (821:821:1394)(821:821:1394))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (485:485:908)(485:485:908))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (987:987:1630)(987:987:1630))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1012:1012:1675)(1012:1012:1675))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (938:938:1621)(938:938:1621))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (821:821:1394)(821:821:1394))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (713:713:1264)(713:713:1264))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (797:797:1339)(797:797:1339))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (698:698:1149)(698:698:1149))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (571:571:977)(571:571:977))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem4_RAMA_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (615:615:1111)(615:615:1111))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_23_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (350:350:637)(350:350:637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_22_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (218:218:432)(218:218:432))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_21_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (490:490:872)(490:490:872))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_20_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (433:433:814)(433:433:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_29_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (325:325:598)(325:325:598))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_28_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (333:333:632)(333:333:632))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_red_level_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (648:648:1218)(648:648:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_red_level_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (648:648:1218)(648:648:1218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_dc_bias_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (655:655:1225)(655:655:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (655:655:1225)(655:655:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (655:655:1225)(655:655:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_Encoded_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (655:655:1225)(655:655:1225))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_blue_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_blue_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_blue_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_blue_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_blue_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_11_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (280:280:542)(280:280:542))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_10_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (409:409:776)(409:409:776))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (184:184:381)(184:184:381))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (657:657:1227)(657:657:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_8_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (337:337:637)(337:337:637))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (661:661:1231)(661:661:1231))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_red_Encoded_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_19_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (397:397:753)(397:397:753))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_18_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (99:99:244)(99:99:244))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_17_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (546:546:952)(546:546:952))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_16_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (364:364:661)(364:364:661))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (660:660:1230)(660:660:1230))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_15_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (365:365:677)(365:365:677))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_14_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (309:309:594)(309:309:594))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_13_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (493:493:912)(493:493:912))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (659:659:1229)(659:659:1229))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_12_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (385:385:722)(385:385:722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_red_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_red_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_red_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_red_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_rd_enable_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (656:656:1226)(656:656:1226))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (631:631:1201)(631:631:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (631:631:1201)(631:631:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_green_level_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_blue_level_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_green_level_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_GrayCount_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (207:207:419)(207:207:419))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pWr_binary_count_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (636:636:1206)(636:636:1206))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_empty_out_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (631:631:1201)(631:631:1201))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_blue_level_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (629:629:1199)(629:629:1199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_green_level_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (629:629:1199)(629:629:1199))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_blue_level_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_green_level_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_blue_level_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_green_dc_bias_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_full_out_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (635:635:1205)(635:635:1205))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_next_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (646:646:1216)(646:646:1216))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMD_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (416:416:701)(416:416:701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (457:457:779)(457:457:779))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (491:491:861)(491:491:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (362:362:635)(362:362:635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (244:244:512)(244:244:512))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (416:416:701)(416:416:701))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (457:457:779)(457:457:779))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (491:491:861)(491:491:861))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (362:362:635)(362:362:635))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (461:461:803)(461:461:803))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMC_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (622:622:1020)(622:622:1020))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (443:443:814)(443:443:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (330:330:626)(330:330:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (270:270:504)(270:270:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (360:360:678)(360:360:678))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (622:622:1020)(622:622:1020))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (443:443:814)(443:443:814))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (330:330:626)(330:330:626))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (270:270:504)(270:270:504))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (355:355:648)(355:355:648))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMB_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (509:509:862)(509:509:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (459:459:791)(459:459:791))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (309:309:566)(309:309:566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (264:264:510)(264:264:510))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (366:366:684)(366:366:684))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_D1_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_RADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (509:509:862)(509:509:862))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_RADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (459:459:791)(459:459:791))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_RADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (309:309:566)(309:309:566))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_RADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (264:264:510)(264:264:510))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (623:623:1193)(623:623:1193))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (469:469:820)(469:469:820))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_WADR0)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (432:432:717)(432:432:717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_WADR1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (428:428:700)(428:428:700))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_WADR2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (324:324:564)(324:324:564))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_Mram_mem1_RAMA_WADR3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (332:332:638)(332:332:638))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (274:274:508)(274:274:508))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (347:347:599)(347:347:599))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (341:341:576)(341:341:576))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (624:624:1194)(624:624:1194))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_DataOut_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (220:220:443)(220:220:443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_going_full_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (647:647:1217)(647:647:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (468:468:848)(468:468:848))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (647:647:1217)(647:647:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (276:276:499)(276:276:499))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (647:647:1217)(647:647:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (383:383:624)(383:383:624))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (647:647:1217)(647:647:1217))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (195:195:380)(195:195:380))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_blank_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_vsync_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (626:626:1196)(626:626:1196))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_Encoded_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (614:614:1184)(614:614:1184))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_going_empty_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (625:625:1195)(625:625:1195))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_11_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (409:409:750)(409:409:750))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_10_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (196:196:386)(196:196:386))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (484:484:783)(484:484:783))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_8_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (226:226:414)(226:226:414))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_TMDS_encoder_blue_dc_bias_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (610:610:1180)(610:610:1180))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (350:350:644)(350:350:644))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_GrayCount_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (637:637:1207)(637:637:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (362:362:663)(362:362:663))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (637:637:1207)(637:637:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (354:354:592)(354:354:592))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (637:637:1207)(637:637:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (229:229:435)(229:229:435))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (637:637:1207)(637:637:1207))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (310:310:548)(310:310:548))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (499:499:866)(499:499:866))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (229:229:426)(229:229:426))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (298:298:553)(298:298:553))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (638:638:1208)(638:638:1208))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_v_count_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (223:223:420)(223:223:420))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_hsync_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_9_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (316:316:586)(316:316:586))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (616:616:1186)(616:616:1186))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_h_count_8_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (246:246:443)(246:246:443))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_out_fifo_GrayCounter_pRd_binary_count_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (613:613:1183)(613:613:1183))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_hpos_latched_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (599:599:1169)(599:599:1169))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_renderer_hpos_latched_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (724:724:1227)(724:724:1227))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_Inst_DvidGen_dvid_ser_ser_in_clock_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (518:518:1088)(518:518:1088))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1114:1114:1923)(1114:1114:1923))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1114:1114:1930)(1114:1114:1930))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1132:1132:1946)(1132:1132:1946))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (498:498:1068)(498:498:1068))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1198:1198:2019)(1198:1198:2019))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (555:555:1002)(555:555:1002))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (557:557:997)(557:557:997))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (588:588:1008)(588:588:1008))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (500:500:1070)(500:500:1070))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_LEDs_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (554:554:994)(554:554:994))
        )
      )
  )
)
