<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › s1d13xxxfb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>s1d13xxxfb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* include/video/s1d13xxxfb.h</span>
<span class="cm"> *</span>
<span class="cm"> * (c) 2004 Simtec Electronics</span>
<span class="cm"> * (c) 2005 Thibaut VARENE &lt;varenet@parisc-linux.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Header file for Epson S1D13XXX driver code</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	S1D13XXXFB_H</span>
<span class="cp">#define	S1D13XXXFB_H</span>

<span class="cp">#define S1D_PALETTE_SIZE		256</span>
<span class="cp">#define S1D_FBID			&quot;S1D13xxx&quot;</span>
<span class="cp">#define S1D_DEVICENAME			&quot;s1d13xxxfb&quot;</span>

<span class="cm">/* S1DREG_REV_CODE register = prod_id (6 bits) + revision (2 bits) */</span>
<span class="cp">#define S1D13505_PROD_ID		0x3	</span><span class="cm">/* 000011 */</span><span class="cp"></span>
<span class="cp">#define S1D13506_PROD_ID		0x4	</span><span class="cm">/* 000100 */</span><span class="cp"></span>
<span class="cp">#define S1D13806_PROD_ID		0x7	</span><span class="cm">/* 000111 */</span><span class="cp"></span>

<span class="cm">/* register definitions (tested on s1d13896) */</span>
<span class="cp">#define S1DREG_REV_CODE			0x0000	</span><span class="cm">/* Prod + Rev Code Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_MISC			0x0001	</span><span class="cm">/* Miscellaneous Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_GPIO_CNF0		0x0004	</span><span class="cm">/* General IO Pins Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_GPIO_CNF1		0x0005	</span><span class="cm">/* General IO Pins Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_GPIO_CTL0		0x0008	</span><span class="cm">/* General IO Pins Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_GPIO_CTL1		0x0009	</span><span class="cm">/* General IO Pins Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CNF_STATUS		0x000C	</span><span class="cm">/* Configuration Status Readback Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CLK_CNF			0x0010	</span><span class="cm">/* Memory Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CLK_CNF		0x0014	</span><span class="cm">/* LCD Pixel Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CLK_CNF		0x0018	</span><span class="cm">/* CRT/TV Pixel Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_MPLUG_CLK_CNF		0x001C	</span><span class="cm">/* MediaPlug Clock Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CPU2MEM_WST_SEL		0x001E	</span><span class="cm">/* CPU To Memory Wait State Select Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_MEM_CNF			0x0020	</span><span class="cm">/* Memory Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_SDRAM_REF_RATE		0x0021	</span><span class="cm">/* SDRAM Refresh Rate Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_SDRAM_TC0		0x002A	</span><span class="cm">/* SDRAM Timing Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_SDRAM_TC1		0x002B	</span><span class="cm">/* SDRAM Timing Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_PANEL_TYPE		0x0030	</span><span class="cm">/* Panel Type Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_MOD_RATE			0x0031	</span><span class="cm">/* MOD Rate Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_HWIDTH		0x0032	</span><span class="cm">/* LCD Horizontal Display Width Register: ((val)+1)*8)=pix/line */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_NDISP_HPER		0x0034	</span><span class="cm">/* LCD Horizontal Non-Display Period Register: ((val)+1)*8)=NDpix/line */</span><span class="cp"></span>
<span class="cp">#define S1DREG_TFT_FPLINE_START		0x0035	</span><span class="cm">/* TFT FPLINE Start Position Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_TFT_FPLINE_PWIDTH	0x0036	</span><span class="cm">/* TFT FPLINE Pulse Width Register. */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_VHEIGHT0	0x0038	</span><span class="cm">/* LCD Vertical Display Height Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_VHEIGHT1	0x0039	</span><span class="cm">/* LCD Vertical Display Height Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_NDISP_VPER		0x003A	</span><span class="cm">/* LCD Vertical Non-Display Period Register: (val)+1=NDlines */</span><span class="cp"></span>
<span class="cp">#define S1DREG_TFT_FPFRAME_START	0x003B	</span><span class="cm">/* TFT FPFRAME Start Position Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_TFT_FPFRAME_PWIDTH	0x003C	</span><span class="cm">/* TFT FPFRAME Pulse Width Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_MODE		0x0040	</span><span class="cm">/* LCD Display Mode Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_MISC			0x0041	</span><span class="cm">/* LCD Miscellaneous Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_START0		0x0042	</span><span class="cm">/* LCD Display Start Address Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_START1		0x0043	</span><span class="cm">/* LCD Display Start Address Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_START2		0x0044	</span><span class="cm">/* LCD Display Start Address Register 2 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_MEM_OFF0		0x0046	</span><span class="cm">/* LCD Memory Address Offset Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_MEM_OFF1		0x0047	</span><span class="cm">/* LCD Memory Address Offset Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_PIX_PAN		0x0048	</span><span class="cm">/* LCD Pixel Panning Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_FIFO_HTC	0x004A	</span><span class="cm">/* LCD Display FIFO High Threshold Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_DISP_FIFO_LTC	0x004B	</span><span class="cm">/* LCD Display FIFO Low Threshold Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_HWIDTH		0x0050	</span><span class="cm">/* CRT/TV Horizontal Display Width Register: ((val)+1)*8)=pix/line */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_NDISP_HPER		0x0052	</span><span class="cm">/* CRT/TV Horizontal Non-Display Period Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_HRTC_START		0x0053	</span><span class="cm">/* CRT/TV HRTC Start Position Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_HRTC_PWIDTH		0x0054	</span><span class="cm">/* CRT/TV HRTC Pulse Width Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_VHEIGHT0	0x0056	</span><span class="cm">/* CRT/TV Vertical Display Height Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_VHEIGHT1	0x0057	</span><span class="cm">/* CRT/TV Vertical Display Height Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_NDISP_VPER		0x0058	</span><span class="cm">/* CRT/TV Vertical Non-Display Period Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_VRTC_START		0x0059	</span><span class="cm">/* CRT/TV VRTC Start Position Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_VRTC_PWIDTH		0x005A	</span><span class="cm">/* CRT/TV VRTC Pulse Width Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_TV_OUT_CTL		0x005B	</span><span class="cm">/* TV Output Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_MODE		0x0060	</span><span class="cm">/* CRT/TV Display Mode Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_START0		0x0062	</span><span class="cm">/* CRT/TV Display Start Address Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_START1		0x0063	</span><span class="cm">/* CRT/TV Display Start Address Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_START2		0x0064	</span><span class="cm">/* CRT/TV Display Start Address Register 2 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_MEM_OFF0		0x0066	</span><span class="cm">/* CRT/TV Memory Address Offset Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_MEM_OFF1		0x0067	</span><span class="cm">/* CRT/TV Memory Address Offset Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_PIX_PAN		0x0068	</span><span class="cm">/* CRT/TV Pixel Panning Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_FIFO_HTC	0x006A	</span><span class="cm">/* CRT/TV Display FIFO High Threshold Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_DISP_FIFO_LTC	0x006B	</span><span class="cm">/* CRT/TV Display FIFO Low Threshold Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_CTL		0x0070	</span><span class="cm">/* LCD Ink/Cursor Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_START		0x0071	</span><span class="cm">/* LCD Ink/Cursor Start Address Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_XPOS0		0x0072	</span><span class="cm">/* LCD Cursor X Position Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_XPOS1		0x0073	</span><span class="cm">/* LCD Cursor X Position Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_YPOS0		0x0074	</span><span class="cm">/* LCD Cursor Y Position Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_YPOS1		0x0075	</span><span class="cm">/* LCD Cursor Y Position Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_BCTL0		0x0076	</span><span class="cm">/* LCD Ink/Cursor Blue Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_GCTL0		0x0077	</span><span class="cm">/* LCD Ink/Cursor Green Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_RCTL0		0x0078	</span><span class="cm">/* LCD Ink/Cursor Red Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_BCTL1		0x007A	</span><span class="cm">/* LCD Ink/Cursor Blue Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_GCTL1		0x007B	</span><span class="cm">/* LCD Ink/Cursor Green Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_RCTL1		0x007C	</span><span class="cm">/* LCD Ink/Cursor Red Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LCD_CUR_FIFO_HTC		0x007E	</span><span class="cm">/* LCD Ink/Cursor FIFO High Threshold Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_CTL		0x0080	</span><span class="cm">/* CRT/TV Ink/Cursor Control Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_START		0x0081	</span><span class="cm">/* CRT/TV Ink/Cursor Start Address Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_XPOS0		0x0082	</span><span class="cm">/* CRT/TV Cursor X Position Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_XPOS1		0x0083	</span><span class="cm">/* CRT/TV Cursor X Position Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_YPOS0		0x0084	</span><span class="cm">/* CRT/TV Cursor Y Position Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_YPOS1		0x0085	</span><span class="cm">/* CRT/TV Cursor Y Position Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_BCTL0		0x0086	</span><span class="cm">/* CRT/TV Ink/Cursor Blue Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_GCTL0		0x0087	</span><span class="cm">/* CRT/TV Ink/Cursor Green Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_RCTL0		0x0088	</span><span class="cm">/* CRT/TV Ink/Cursor Red Color 0 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_BCTL1		0x008A	</span><span class="cm">/* CRT/TV Ink/Cursor Blue Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_GCTL1		0x008B	</span><span class="cm">/* CRT/TV Ink/Cursor Green Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_RCTL1		0x008C	</span><span class="cm">/* CRT/TV Ink/Cursor Red Color 1 Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CRT_CUR_FIFO_HTC		0x008E	</span><span class="cm">/* CRT/TV Ink/Cursor FIFO High Threshold Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_CTL0		0x0100	</span><span class="cm">/* BitBLT Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_CTL1		0x0101	</span><span class="cm">/* BitBLT Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_CC_EXP		0x0102	</span><span class="cm">/* BitBLT Code/Color Expansion Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_OP			0x0103	</span><span class="cm">/* BitBLT Operation Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_SRC_START0		0x0104	</span><span class="cm">/* BitBLT Source Start Address Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_SRC_START1		0x0105	</span><span class="cm">/* BitBLT Source Start Address Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_SRC_START2		0x0106	</span><span class="cm">/* BitBLT Source Start Address Register 2 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_DST_START0		0x0108	</span><span class="cm">/* BitBLT Destination Start Address Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_DST_START1		0x0109	</span><span class="cm">/* BitBLT Destination Start Address Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_DST_START2		0x010A	</span><span class="cm">/* BitBLT Destination Start Address Register 2 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_MEM_OFF0		0x010C	</span><span class="cm">/* BitBLT Memory Address Offset Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_MEM_OFF1		0x010D	</span><span class="cm">/* BitBLT Memory Address Offset Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_WIDTH0		0x0110	</span><span class="cm">/* BitBLT Width Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_WIDTH1		0x0111	</span><span class="cm">/* BitBLT Width Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_HEIGHT0		0x0112	</span><span class="cm">/* BitBLT Height Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_HEIGHT1		0x0113	</span><span class="cm">/* BitBLT Height Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_BGC0		0x0114	</span><span class="cm">/* BitBLT Background Color Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_BGC1		0x0115	</span><span class="cm">/* BitBLT Background Color Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_FGC0		0x0118	</span><span class="cm">/* BitBLT Foreground Color Register 0 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_BBLT_FGC1		0x0119	</span><span class="cm">/* BitBLT Foreground Color Register 1 */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LKUP_MODE		0x01E0	</span><span class="cm">/* Look-Up Table Mode Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LKUP_ADDR		0x01E2	</span><span class="cm">/* Look-Up Table Address Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_LKUP_DATA		0x01E4	</span><span class="cm">/* Look-Up Table Data Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_PS_CNF			0x01F0	</span><span class="cm">/* Power Save Configuration Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_PS_STATUS		0x01F1	</span><span class="cm">/* Power Save Status Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_CPU2MEM_WDOGT		0x01F4	</span><span class="cm">/* CPU-to-Memory Access Watchdog Timer Register */</span><span class="cp"></span>
<span class="cp">#define S1DREG_COM_DISP_MODE		0x01FC	</span><span class="cm">/* Common Display Mode Register */</span><span class="cp"></span>

<span class="cp">#define S1DREG_DELAYOFF			0xFFFE</span>
<span class="cp">#define S1DREG_DELAYON			0xFFFF</span>

<span class="cp">#define BBLT_SOLID_FILL			0x0c</span>


<span class="cm">/* Note: all above defines should go in separate header files</span>
<span class="cm">   when implementing other S1D13xxx chip support. */</span>

<span class="k">struct</span> <span class="n">s1d13xxxfb_regval</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">value</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">s1d13xxxfb_par</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">display</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">prod_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">revision</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">pseudo_palette</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">regs_save</span><span class="p">;</span>	<span class="cm">/* pm saves all registers here */</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">disp_save</span><span class="p">;</span>	<span class="cm">/* pm saves entire screen here */</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">s1d13xxxfb_pdata</span> <span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">s1d13xxxfb_regval</span>	<span class="o">*</span><span class="n">initregs</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">initregssize</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="p">(</span><span class="o">*</span><span class="n">platform_init_video</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="kt">int</span>				<span class="p">(</span><span class="o">*</span><span class="n">platform_suspend_video</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">int</span>				<span class="p">(</span><span class="o">*</span><span class="n">platform_resume_video</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
