INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator\accelerator.hlsrun_package_summary, at 10/27/24 17:15:52
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator -config C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg -cmdlineconfig C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Oct 27 17:15:54 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'pac9' on host 'ryn-b10-pc-13.ad.rice.edu' (Windows NT_amd64 version 10.0) on Sun Oct 27 17:15:54 -0500 2024
INFO: [HLS 200-10] In directory 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component'
INFO: [HLS 200-2005] Using work_dir C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/main.cpp,-D HW_COSIM' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(16)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(17)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Oct 27 17:15:58 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/hls_data.json outdir=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip srcdir=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/misc
INFO: Copied 13 verilog file(s) to C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/verilog
INFO: Copied 13 vhdl file(s) to C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/vhdl
Generating 1 subcores in C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/ip.tmp:
impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/ip.tmp'
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 548.895 ; gain = 234.500
INFO: Using COE_DIR=C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/verilog
INFO: Generating accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: Done generating accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/hdl/vhdl/accelerator.vhd (accelerator)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface ap_return
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface w1_address0
INFO: Add data interface w1_q0
INFO: Add data interface w1_address1
INFO: Add data interface w1_q1
INFO: Add data interface w2_address0
INFO: Add data interface w2_q0
INFO: Add data interface w2_address1
INFO: Add data interface w2_q1
INFO: Add data interface bias_1_address0
INFO: Add data interface bias_1_q0
INFO: Add data interface bias_2_address0
INFO: Add data interface bias_2_q0
INFO: Add data interface training
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/component.xml
INFO: Created IP archive C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip/xilinx_com_hls_accelerator_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 17:16:09 2024...
INFO: [HLS 200-802] Generated output file accelerator/accelerator.zip
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.465 seconds; peak allocated memory: 197.836 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 19s
