INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.sim/sim_1/synth/func/line_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemorIo
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-311] analyzing module clockDiv_0
INFO: [VRFC 10-311] analyzing module clockDiv_1
INFO: [VRFC 10-311] analyzing module dev_beep
INFO: [VRFC 10-311] analyzing module dev_keyboard
INFO: [VRFC 10-311] analyzing module dev_leds
INFO: [VRFC 10-311] analyzing module dev_pwm
INFO: [VRFC 10-311] analyzing module dev_segment
INFO: [VRFC 10-311] analyzing module dev_switches
INFO: [VRFC 10-311] analyzing module dev_timer
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-311] analyzing module dffe32_2
INFO: [VRFC 10-311] analyzing module dffe32_3
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-311] analyzing module pipedevices
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-311] analyzing module pipelinedcpu
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_mux__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_sim
INFO: [VRFC 10-2458] undeclared symbol pc4, assumed default net type wire [D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v:56]
