Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 31 14:33:31 2022
| Host         : LAPTOP-9O13O695 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    750         
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (890)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5220)
5. checking no_input_delay (22)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (890)
--------------------------
 There are 658 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5220)
---------------------------------------------------
 There are 5220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.864        0.000                      0                  175        0.104        0.000                      0                  175        4.600        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.864        0.000                      0                  175        0.104        0.000                      0                  175        4.600        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.610ns (22.598%)  route 2.089ns (77.402%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.533     6.937    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[10]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y138        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.610ns (22.598%)  route 2.089ns (77.402%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.533     6.937    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[11]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y138        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.610ns (22.598%)  route 2.089ns (77.402%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.533     6.937    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[8]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y138        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.610ns (22.598%)  route 2.089ns (77.402%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.533     6.937    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y138        FDRE                                         r  inputter/sw_counter_reg[9]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y138        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.610ns (24.121%)  route 1.919ns (75.879%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.362     6.766    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[0]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y136        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.610ns (24.121%)  route 1.919ns (75.879%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.362     6.766    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[1]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y136        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.610ns (24.121%)  route 1.919ns (75.879%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.362     6.766    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[2]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y136        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.610ns (24.121%)  route 1.919ns (75.879%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.362     6.766    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y136        FDRE                                         r  inputter/sw_counter_reg[3]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y136        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.610ns (25.996%)  route 1.736ns (74.004%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.180     6.584    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y137        FDRE                                         r  inputter/sw_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y137        FDRE                                         r  inputter/sw_counter_reg[4]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y137        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.610ns (25.996%)  route 1.736ns (74.004%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 13.870 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.222     4.237    inputter/clk_IBUF_BUFG
    SLICE_X77Y115        FDRE                                         r  inputter/sw_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  inputter/sw_temp_reg[3]/Q
                         net (fo=1, routed)           0.557     5.017    inputter/sw_temp[3]
    SLICE_X77Y116        LUT6 (Prop_lut6_I3_O)        0.043     5.060 r  inputter/sw_counter[0]_i_15/O
                         net (fo=1, routed)           0.000     5.060    inputter/sw_counter[0]_i_15_n_0
    SLICE_X77Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.327 r  inputter/sw_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.327    inputter/sw_counter_reg[0]_i_4_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.404 r  inputter/sw_counter_reg[0]_i_1/CO[1]
                         net (fo=21, routed)          1.180     6.584    inputter/sw_counter_reg[0]_i_1_n_2
    SLICE_X76Y137        FDRE                                         r  inputter/sw_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.095    13.870    inputter/clk_IBUF_BUFG
    SLICE_X76Y137        FDRE                                         r  inputter/sw_counter_reg[5]/C
                         clock pessimism              0.326    14.196    
                         clock uncertainty           -0.035    14.161    
    SLICE_X76Y137        FDRE (Setup_fdre_C_R)       -0.360    13.801    inputter/sw_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  7.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.560%)  route 0.111ns (30.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.153 r  clock_dividor/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.153    clock_dividor/clk_div_reg[16]_i_1_n_7
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.450%)  route 0.111ns (29.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.164 r  clock_dividor/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.164    clock_dividor/clk_div_reg[16]_i_1_n_5
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.273ns (71.065%)  route 0.111ns (28.935%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.172 r  clock_dividor/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    clock_dividor/clk_div_reg[16]_i_1_n_6
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.278ns (71.437%)  route 0.111ns (28.563%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.177 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    clock_dividor/clk_div_reg[16]_i_1_n_4
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.279ns (71.510%)  route 0.111ns (28.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.178 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.178    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.290ns (72.291%)  route 0.111ns (27.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.189 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inputter/key_temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.672%)  route 0.114ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_temp2_reg[0]/Q
                         net (fo=2, routed)           0.114     2.175    inputter/key_temp2_reg_n_0_[0]
    SLICE_X105Y8         FDRE                                         r  inputter/key_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.953     2.438    inputter/clk_IBUF_BUFG
    SLICE_X105Y8         FDRE                                         r  inputter/key_x_reg[0]/C
                         clock pessimism             -0.447     1.991    
    SLICE_X105Y8         FDRE (Hold_fdre_C_D)         0.040     2.031    inputter/key_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.298ns (72.833%)  route 0.111ns (27.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.197 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.197    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.303ns (73.161%)  route 0.111ns (26.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.202 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.304ns (73.226%)  route 0.111ns (26.774%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.542     1.788    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/clk_div_OBUF[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.162 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.162    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.203 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.203    clock_dividor/clk_div_reg[24]_i_1_n_7
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.732     2.217    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y152        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y3  clock_dividor/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  inputter/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X76Y116  inputter/sw_temp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X76Y116  inputter/sw_temp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X76Y116  inputter/sw_temp_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X76Y116  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X76Y116  inputter/sw_temp_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y149  clock_dividor/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5234 Endpoints
Min Delay          5234 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/remainder_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.131ns  (logic 15.271ns (36.247%)  route 26.860ns (63.753%))
  Logic Levels:           75  (CARRY4=46 LUT1=1 LUT3=16 LUT4=11 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.559 r  div/temp1_inferred__27/i__carry__1/O[1]
                         net (fo=4, routed)           0.651    38.210    data_provider/p_33_in[8]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.123    38.333 r  data_provider/i__carry__1_i_3__28/O
                         net (fo=1, routed)           0.000    38.333    div/i__carry__1_i_7__13_0[1]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    38.611 r  div/temp1_inferred__28/i__carry__1/O[2]
                         net (fo=2, routed)           0.494    39.105    div/temp134_out[10]
    SLICE_X61Y147        LUT3 (Prop_lut3_I0_O)        0.137    39.242 r  div/i__carry__1_i_1__13/O
                         net (fo=1, routed)           0.493    39.735    div/p_0_in29_in[11]
    SLICE_X64Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    40.020 r  div/temp1_inferred__29/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.020    div/temp1_inferred__29/i__carry__1_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    40.128 r  div/temp1_inferred__29/i__carry__2/O[0]
                         net (fo=3, routed)           0.768    40.896    data_provider/p_31_in[11]
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.123    41.019 r  data_provider/i__carry__2_i_3__29/O
                         net (fo=1, routed)           0.000    41.019    div/remainder[15]_i_4_0[0]
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    41.237 r  div/temp1_inferred__30/i__carry__2/O[1]
                         net (fo=1, routed)           0.463    41.700    div/temp132_out[13]
    SLICE_X62Y146        LUT4 (Prop_lut4_I3_O)        0.123    41.823 r  div/remainder[15]_i_3/O
                         net (fo=1, routed)           0.000    41.823    div/remainder[15]_i_3_n_0
    SLICE_X62Y146        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    42.131 r  div/remainder_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    42.131    div/remainder_reg[15]_i_1_n_4
    SLICE_X62Y146        FDCE                                         r  div/remainder_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/remainder_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.101ns  (logic 15.241ns (36.201%)  route 26.860ns (63.799%))
  Logic Levels:           75  (CARRY4=46 LUT1=1 LUT3=16 LUT4=11 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.559 r  div/temp1_inferred__27/i__carry__1/O[1]
                         net (fo=4, routed)           0.651    38.210    data_provider/p_33_in[8]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.123    38.333 r  data_provider/i__carry__1_i_3__28/O
                         net (fo=1, routed)           0.000    38.333    div/i__carry__1_i_7__13_0[1]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    38.611 r  div/temp1_inferred__28/i__carry__1/O[2]
                         net (fo=2, routed)           0.494    39.105    div/temp134_out[10]
    SLICE_X61Y147        LUT3 (Prop_lut3_I0_O)        0.137    39.242 r  div/i__carry__1_i_1__13/O
                         net (fo=1, routed)           0.493    39.735    div/p_0_in29_in[11]
    SLICE_X64Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    40.020 r  div/temp1_inferred__29/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.020    div/temp1_inferred__29/i__carry__1_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    40.128 r  div/temp1_inferred__29/i__carry__2/O[0]
                         net (fo=3, routed)           0.768    40.896    data_provider/p_31_in[11]
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.123    41.019 r  data_provider/i__carry__2_i_3__29/O
                         net (fo=1, routed)           0.000    41.019    div/remainder[15]_i_4_0[0]
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    41.237 r  div/temp1_inferred__30/i__carry__2/O[1]
                         net (fo=1, routed)           0.463    41.700    div/temp132_out[13]
    SLICE_X62Y146        LUT4 (Prop_lut4_I3_O)        0.123    41.823 r  div/remainder[15]_i_3/O
                         net (fo=1, routed)           0.000    41.823    div/remainder[15]_i_3_n_0
    SLICE_X62Y146        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    42.101 r  div/remainder_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    42.101    div/remainder_reg[15]_i_1_n_5
    SLICE_X62Y146        FDCE                                         r  div/remainder_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/remainder_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.933ns  (logic 15.073ns (35.946%)  route 26.860ns (64.054%))
  Logic Levels:           75  (CARRY4=46 LUT1=1 LUT3=16 LUT4=11 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.559 r  div/temp1_inferred__27/i__carry__1/O[1]
                         net (fo=4, routed)           0.651    38.210    data_provider/p_33_in[8]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.123    38.333 r  data_provider/i__carry__1_i_3__28/O
                         net (fo=1, routed)           0.000    38.333    div/i__carry__1_i_7__13_0[1]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    38.611 r  div/temp1_inferred__28/i__carry__1/O[2]
                         net (fo=2, routed)           0.494    39.105    div/temp134_out[10]
    SLICE_X61Y147        LUT3 (Prop_lut3_I0_O)        0.137    39.242 r  div/i__carry__1_i_1__13/O
                         net (fo=1, routed)           0.493    39.735    div/p_0_in29_in[11]
    SLICE_X64Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    40.020 r  div/temp1_inferred__29/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.020    div/temp1_inferred__29/i__carry__1_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    40.128 r  div/temp1_inferred__29/i__carry__2/O[0]
                         net (fo=3, routed)           0.768    40.896    data_provider/p_31_in[11]
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.123    41.019 r  data_provider/i__carry__2_i_3__29/O
                         net (fo=1, routed)           0.000    41.019    div/remainder[15]_i_4_0[0]
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    41.237 r  div/temp1_inferred__30/i__carry__2/O[1]
                         net (fo=1, routed)           0.463    41.700    div/temp132_out[13]
    SLICE_X62Y146        LUT4 (Prop_lut4_I3_O)        0.123    41.823 r  div/remainder[15]_i_3/O
                         net (fo=1, routed)           0.000    41.823    div/remainder[15]_i_3_n_0
    SLICE_X62Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    41.933 r  div/remainder_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    41.933    div/remainder_reg[15]_i_1_n_6
    SLICE_X62Y146        FDCE                                         r  div/remainder_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/quotient_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.867ns  (logic 14.892ns (35.570%)  route 26.975ns (64.430%))
  Logic Levels:           74  (CARRY4=46 LUT1=1 LUT3=17 LUT4=9 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    37.542 r  div/temp1_inferred__27/i__carry__1/O[3]
                         net (fo=4, routed)           0.947    38.489    data_provider/p_33_in[10]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.120    38.609 r  data_provider/i__carry__1_i_1__28/O
                         net (fo=1, routed)           0.000    38.609    div/i__carry__1_i_7__13_0[3]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    38.723 r  div/temp1_inferred__28/i__carry__1/O[3]
                         net (fo=2, routed)           0.680    39.403    div/temp134_out[11]
    SLICE_X64Y150        LUT3 (Prop_lut3_I0_O)        0.120    39.523 r  div/i__carry__2_i_3__13/O
                         net (fo=1, routed)           0.372    39.895    div/p_0_in29_in[12]
    SLICE_X64Y149        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    40.217 r  div/temp1_inferred__29/i__carry__2/O[3]
                         net (fo=17, routed)          0.438    40.655    div/p_31_in[15]
    SLICE_X72Y149        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.374    41.029 r  div/quotient_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    41.030    div/quotient_reg[4]_i_2_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.084 r  div/quotient_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    div/quotient_reg[8]_i_2_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    41.192 r  div/quotient_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.546    41.738    div/quotient1[9]
    SLICE_X73Y150        LUT3 (Prop_lut3_I0_O)        0.129    41.867 r  div/quotient[9]_i_1/O
                         net (fo=1, routed)           0.000    41.867    div/quotient[9]_i_1_n_0
    SLICE_X73Y150        FDCE                                         r  div/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/quotient_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.861ns  (logic 14.891ns (35.573%)  route 26.970ns (64.427%))
  Logic Levels:           73  (CARRY4=45 LUT1=1 LUT3=17 LUT4=9 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    37.542 r  div/temp1_inferred__27/i__carry__1/O[3]
                         net (fo=4, routed)           0.947    38.489    data_provider/p_33_in[10]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.120    38.609 r  data_provider/i__carry__1_i_1__28/O
                         net (fo=1, routed)           0.000    38.609    div/i__carry__1_i_7__13_0[3]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    38.723 r  div/temp1_inferred__28/i__carry__1/O[3]
                         net (fo=2, routed)           0.680    39.403    div/temp134_out[11]
    SLICE_X64Y150        LUT3 (Prop_lut3_I0_O)        0.120    39.523 r  div/i__carry__2_i_3__13/O
                         net (fo=1, routed)           0.372    39.895    div/p_0_in29_in[12]
    SLICE_X64Y149        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    40.217 r  div/temp1_inferred__29/i__carry__2/O[3]
                         net (fo=17, routed)          0.438    40.655    div/p_31_in[15]
    SLICE_X72Y149        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.374    41.029 r  div/quotient_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    41.030    div/quotient_reg[4]_i_2_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    41.195 r  div/quotient_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.541    41.736    div/quotient1[6]
    SLICE_X72Y147        LUT3 (Prop_lut3_I0_O)        0.125    41.861 r  div/quotient[6]_i_1/O
                         net (fo=1, routed)           0.000    41.861    div/quotient[6]_i_1_n_0
    SLICE_X72Y147        FDCE                                         r  div/quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/quotient_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.778ns  (logic 14.952ns (35.789%)  route 26.826ns (64.211%))
  Logic Levels:           75  (CARRY4=47 LUT1=1 LUT3=17 LUT4=9 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    37.542 r  div/temp1_inferred__27/i__carry__1/O[3]
                         net (fo=4, routed)           0.947    38.489    data_provider/p_33_in[10]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.120    38.609 r  data_provider/i__carry__1_i_1__28/O
                         net (fo=1, routed)           0.000    38.609    div/i__carry__1_i_7__13_0[3]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    38.723 r  div/temp1_inferred__28/i__carry__1/O[3]
                         net (fo=2, routed)           0.680    39.403    div/temp134_out[11]
    SLICE_X64Y150        LUT3 (Prop_lut3_I0_O)        0.120    39.523 r  div/i__carry__2_i_3__13/O
                         net (fo=1, routed)           0.372    39.895    div/p_0_in29_in[12]
    SLICE_X64Y149        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    40.217 r  div/temp1_inferred__29/i__carry__2/O[3]
                         net (fo=17, routed)          0.438    40.655    div/p_31_in[15]
    SLICE_X72Y149        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.374    41.029 r  div/quotient_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    41.030    div/quotient_reg[4]_i_2_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.084 r  div/quotient_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    div/quotient_reg[8]_i_2_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.138 r  div/quotient_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.138    div/quotient_reg[12]_i_2_n_0
    SLICE_X72Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    41.246 r  div/quotient_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.397    41.643    div/quotient1[13]
    SLICE_X73Y151        LUT3 (Prop_lut3_I0_O)        0.135    41.778 r  div/quotient[13]_i_1/O
                         net (fo=1, routed)           0.000    41.778    div/quotient[13]_i_1_n_0
    SLICE_X73Y151        FDCE                                         r  div/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/remainder_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.774ns  (logic 14.990ns (35.884%)  route 26.784ns (64.116%))
  Logic Levels:           75  (CARRY4=46 LUT1=1 LUT3=16 LUT4=11 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    37.559 r  div/temp1_inferred__27/i__carry__1/O[1]
                         net (fo=4, routed)           0.651    38.210    data_provider/p_33_in[8]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.123    38.333 r  data_provider/i__carry__1_i_3__28/O
                         net (fo=1, routed)           0.000    38.333    div/i__carry__1_i_7__13_0[1]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    38.611 r  div/temp1_inferred__28/i__carry__1/O[2]
                         net (fo=2, routed)           0.494    39.105    div/temp134_out[10]
    SLICE_X61Y147        LUT3 (Prop_lut3_I0_O)        0.137    39.242 r  div/i__carry__1_i_1__13/O
                         net (fo=1, routed)           0.493    39.735    div/p_0_in29_in[11]
    SLICE_X64Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    40.020 r  div/temp1_inferred__29/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.020    div/temp1_inferred__29/i__carry__1_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    40.128 r  div/temp1_inferred__29/i__carry__2/O[0]
                         net (fo=3, routed)           0.768    40.896    data_provider/p_31_in[11]
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.123    41.019 r  data_provider/i__carry__2_i_3__29/O
                         net (fo=1, routed)           0.000    41.019    div/remainder[15]_i_4_0[0]
    SLICE_X63Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    41.143 r  div/temp1_inferred__30/i__carry__2/O[0]
                         net (fo=1, routed)           0.387    41.530    div/temp132_out[12]
    SLICE_X62Y146        LUT4 (Prop_lut4_I3_O)        0.124    41.654 r  div/remainder[15]_i_4/O
                         net (fo=1, routed)           0.000    41.654    div/remainder[15]_i_4_n_0
    SLICE_X62Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120    41.774 r  div/remainder_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    41.774    div/remainder_reg[15]_i_1_n_7
    SLICE_X62Y146        FDCE                                         r  div/remainder_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/quotient_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.705ns  (logic 14.926ns (35.790%)  route 26.779ns (64.210%))
  Logic Levels:           74  (CARRY4=46 LUT1=1 LUT3=17 LUT4=9 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    37.542 r  div/temp1_inferred__27/i__carry__1/O[3]
                         net (fo=4, routed)           0.947    38.489    data_provider/p_33_in[10]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.120    38.609 r  data_provider/i__carry__1_i_1__28/O
                         net (fo=1, routed)           0.000    38.609    div/i__carry__1_i_7__13_0[3]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    38.723 r  div/temp1_inferred__28/i__carry__1/O[3]
                         net (fo=2, routed)           0.680    39.403    div/temp134_out[11]
    SLICE_X64Y150        LUT3 (Prop_lut3_I0_O)        0.120    39.523 r  div/i__carry__2_i_3__13/O
                         net (fo=1, routed)           0.372    39.895    div/p_0_in29_in[12]
    SLICE_X64Y149        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    40.217 r  div/temp1_inferred__29/i__carry__2/O[3]
                         net (fo=17, routed)          0.438    40.655    div/p_31_in[15]
    SLICE_X72Y149        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.374    41.029 r  div/quotient_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    41.030    div/quotient_reg[4]_i_2_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.084 r  div/quotient_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.084    div/quotient_reg[8]_i_2_n_0
    SLICE_X72Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    41.235 r  div/quotient_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.349    41.585    div/quotient1[12]
    SLICE_X73Y151        LUT3 (Prop_lut3_I0_O)        0.120    41.705 r  div/quotient[12]_i_1/O
                         net (fo=1, routed)           0.000    41.705    div/quotient[12]_i_1_n_0
    SLICE_X73Y151        FDCE                                         r  div/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/remainder_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.696ns  (logic 15.060ns (36.119%)  route 26.636ns (63.881%))
  Logic Levels:           75  (CARRY4=46 LUT1=1 LUT3=16 LUT4=11 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.120    36.690 r  div/i__carry_i_1__12/O
                         net (fo=1, routed)           0.271    36.960    div/p_0_in27_in[3]
    SLICE_X65Y147        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    37.150 r  div/temp1_inferred__27/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.150    div/temp1_inferred__27/i__carry_n_0
    SLICE_X65Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    37.261 r  div/temp1_inferred__27/i__carry__0/O[0]
                         net (fo=4, routed)           0.608    37.870    data_provider/p_33_in[3]
    SLICE_X62Y148        LUT4 (Prop_lut4_I0_O)        0.124    37.994 r  data_provider/i__carry__0_i_4__28/O
                         net (fo=1, routed)           0.000    37.994    div/i__carry__0_i_7__13_0[0]
    SLICE_X62Y148        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217    38.211 r  div/temp1_inferred__28/i__carry__0/O[1]
                         net (fo=2, routed)           0.586    38.797    div/temp134_out[5]
    SLICE_X61Y147        LUT3 (Prop_lut3_I0_O)        0.136    38.933 r  div/i__carry__0_i_2__13/O
                         net (fo=1, routed)           0.328    39.261    div/p_0_in29_in[6]
    SLICE_X64Y147        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.316    39.577 r  div/temp1_inferred__29/i__carry__0/O[3]
                         net (fo=3, routed)           0.773    40.350    data_provider/p_31_in[6]
    SLICE_X63Y144        LUT4 (Prop_lut4_I0_O)        0.120    40.470 r  data_provider/i__carry__0_i_1__29/O
                         net (fo=1, routed)           0.000    40.470    div/remainder[7]_i_5_0[3]
    SLICE_X63Y144        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    40.663 r  div/temp1_inferred__30/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.663    div/temp1_inferred__30/i__carry__0_n_0
    SLICE_X63Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    40.829 r  div/temp1_inferred__30/i__carry__1/O[1]
                         net (fo=1, routed)           0.436    41.265    div/temp132_out[9]
    SLICE_X62Y145        LUT4 (Prop_lut4_I3_O)        0.123    41.388 r  div/remainder[11]_i_4/O
                         net (fo=1, routed)           0.000    41.388    div/remainder[11]_i_4_n_0
    SLICE_X62Y145        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    41.696 r  div/remainder_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    41.696    div/remainder_reg[11]_i_1_n_4
    SLICE_X62Y145        FDCE                                         r  div/remainder_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_provider/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            div/quotient_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.692ns  (logic 14.844ns (35.604%)  route 26.848ns (64.396%))
  Logic Levels:           73  (CARRY4=45 LUT1=1 LUT3=17 LUT4=9 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y58         RAMB18E1                     0.000     0.000 r  data_provider/data_reg/CLKARDCLK
    RAMB18_X4Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     1.800 f  data_provider/data_reg/DOADO[0]
                         net (fo=115, routed)         1.060     2.860    data_provider/data[0]
    SLICE_X75Y140        LUT1 (Prop_lut1_I0_O)        0.043     2.903 r  data_provider/temp1_carry_i_11/O
                         net (fo=2, routed)           0.611     3.513    data_provider/temp1_carry_i_11_n_0
    SLICE_X69Y148        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     3.800 r  data_provider/temp1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.800    data_provider/temp1_carry_i_7_n_0
    SLICE_X69Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.911 f  data_provider/temp1_carry__0_i_5/O[0]
                         net (fo=33, routed)          2.188     6.099    data_provider/temp3[3]
    SLICE_X68Y153        LUT3 (Prop_lut3_I2_O)        0.124     6.223 r  data_provider/temp1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.223    div/i__carry__0_i_4__14[1]
    SLICE_X68Y153        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.501 r  div/temp1_carry__0/O[2]
                         net (fo=4, routed)           0.674     7.175    data_provider/p_61_in[5]
    SLICE_X70Y155        LUT4 (Prop_lut4_I0_O)        0.127     7.302 r  data_provider/i__carry__0_i_2__14/O
                         net (fo=1, routed)           0.000     7.302    div/i__carry__0_i_7__6_0[2]
    SLICE_X70Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.485 r  div/temp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    div/temp1_inferred__0/i__carry__0_n_0
    SLICE_X70Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.593 r  div/temp1_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.591     8.185    div/temp162_out[8]
    SLICE_X69Y158        LUT3 (Prop_lut3_I0_O)        0.132     8.317 r  div/i__carry__1_i_3/O
                         net (fo=1, routed)           0.312     8.629    div/p_0_in1_in[9]
    SLICE_X69Y156        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.343     8.972 r  div/temp1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.972    div/temp1_inferred__1/i__carry__1_n_0
    SLICE_X69Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.121 r  div/temp1_inferred__1/i__carry__2/O[3]
                         net (fo=31, routed)          0.989    10.110    div/p_59_in[15]
    SLICE_X65Y154        LUT3 (Prop_lut3_I1_O)        0.120    10.230 r  div/i__carry_i_2__0/O
                         net (fo=1, routed)           0.380    10.610    div/p_0_in3_in[2]
    SLICE_X67Y154        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215    10.825 r  div/temp1_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.601    11.426    data_provider/p_57_in[2]
    SLICE_X68Y156        LUT4 (Prop_lut4_I0_O)        0.120    11.546 r  data_provider/i__carry_i_1__16/O
                         net (fo=1, routed)           0.000    11.546    div/i__carry_i_7__4_0[2]
    SLICE_X68Y156        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.726 r  div/temp1_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.726    div/temp1_inferred__4/i__carry_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.891 r  div/temp1_inferred__4/i__carry__0/O[1]
                         net (fo=2, routed)           0.709    12.600    div/temp158_out[5]
    SLICE_X72Y154        LUT3 (Prop_lut3_I0_O)        0.129    12.729 r  div/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.290    13.018    div/p_0_in5_in[6]
    SLICE_X71Y156        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.306    13.324 r  div/temp1_inferred__5/i__carry__0/O[3]
                         net (fo=4, routed)           0.555    13.879    div/data_reg_2[6]
    SLICE_X72Y157        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    14.149 r  div/temp1_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.149    div/temp1_inferred__6/i__carry__0_n_0
    SLICE_X72Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    14.314 r  div/temp1_inferred__6/i__carry__1/O[1]
                         net (fo=2, routed)           0.438    14.753    div/temp156_out[9]
    SLICE_X73Y159        LUT3 (Prop_lut3_I0_O)        0.136    14.889 r  div/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.359    15.248    div/p_0_in7_in[10]
    SLICE_X73Y157        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.291    15.539 r  div/temp1_inferred__7/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.539    div/temp1_inferred__7/i__carry__1_n_0
    SLICE_X73Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    15.688 r  div/temp1_inferred__7/i__carry__2/O[3]
                         net (fo=31, routed)          0.768    16.455    div/p_53_in[15]
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.120    16.575 r  div/i__carry_i_3__3/O
                         net (fo=1, routed)           0.307    16.882    div/p_0_in9_in[1]
    SLICE_X75Y153        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    17.173 r  div/temp1_inferred__9/i__carry/O[3]
                         net (fo=4, routed)           0.896    18.069    data_provider/p_51_in[2]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.120    18.189 r  data_provider/i__carry_i_1__19/O
                         net (fo=1, routed)           0.000    18.189    div/i__carry_i_7__8_0[2]
    SLICE_X79Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.382 r  div/temp1_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.382    div/temp1_inferred__10/i__carry_n_0
    SLICE_X79Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.493 r  div/temp1_inferred__10/i__carry__0/O[0]
                         net (fo=2, routed)           0.330    18.823    div/temp152_out[4]
    SLICE_X81Y153        LUT3 (Prop_lut3_I0_O)        0.136    18.959 r  div/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.287    19.246    div/p_0_in11_in[5]
    SLICE_X78Y153        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.359    19.605 r  div/temp1_inferred__11/i__carry__0/O[2]
                         net (fo=4, routed)           0.449    20.053    data_provider/p_49_in[5]
    SLICE_X80Y152        LUT4 (Prop_lut4_I0_O)        0.127    20.180 r  data_provider/i__carry__0_i_2__20/O
                         net (fo=1, routed)           0.000    20.180    div/i__carry__0_i_7__9_0[2]
    SLICE_X80Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.375 r  div/temp1_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    div/temp1_inferred__12/i__carry__0_n_0
    SLICE_X80Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    20.541 r  div/temp1_inferred__12/i__carry__1/O[1]
                         net (fo=2, routed)           0.503    21.044    div/temp150_out[9]
    SLICE_X80Y150        LUT3 (Prop_lut3_I0_O)        0.133    21.177 r  div/i__carry__1_i_2__5/O
                         net (fo=1, routed)           0.312    21.490    div/p_0_in13_in[10]
    SLICE_X81Y151        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.289    21.779 r  div/temp1_inferred__13/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.779    div/temp1_inferred__13/i__carry__1_n_0
    SLICE_X81Y152        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    21.928 r  div/temp1_inferred__13/i__carry__2/O[3]
                         net (fo=31, routed)          0.778    22.706    div/p_47_in[15]
    SLICE_X84Y147        LUT3 (Prop_lut3_I1_O)        0.120    22.826 r  div/i__carry_i_3__6/O
                         net (fo=1, routed)           0.379    23.204    div/p_0_in15_in[1]
    SLICE_X82Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    23.457 r  div/temp1_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.457    div/temp1_inferred__15/i__carry_n_0
    SLICE_X82Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    23.622 r  div/temp1_inferred__15/i__carry__0/O[1]
                         net (fo=4, routed)           0.568    24.191    data_provider/p_45_in[4]
    SLICE_X81Y146        LUT4 (Prop_lut4_I0_O)        0.125    24.316 r  data_provider/i__carry__0_i_3__22/O
                         net (fo=1, routed)           0.000    24.316    div/i__carry__0_i_7__10_0[1]
    SLICE_X81Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.583 r  div/temp1_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.583    div/temp1_inferred__16/i__carry__0_n_0
    SLICE_X81Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    24.694 r  div/temp1_inferred__16/i__carry__1/O[0]
                         net (fo=2, routed)           0.525    25.219    div/temp146_out[8]
    SLICE_X80Y149        LUT3 (Prop_lut3_I0_O)        0.135    25.354 r  div/i__carry__1_i_3__7/O
                         net (fo=1, routed)           0.383    25.737    div/p_0_in17_in[9]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.344    26.081 r  div/temp1_inferred__17/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.081    div/temp1_inferred__17/i__carry__1_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    26.230 r  div/temp1_inferred__17/i__carry__2/O[3]
                         net (fo=31, routed)          0.993    27.224    div/p_43_in[15]
    SLICE_X76Y145        LUT3 (Prop_lut3_I1_O)        0.120    27.344 r  div/i__carry_i_2__8/O
                         net (fo=1, routed)           0.393    27.737    div/p_0_in19_in[2]
    SLICE_X77Y144        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    27.934 r  div/temp1_inferred__19/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.934    div/temp1_inferred__19/i__carry_n_0
    SLICE_X77Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    28.100 r  div/temp1_inferred__19/i__carry__0/O[1]
                         net (fo=4, routed)           0.931    29.031    data_provider/p_41_in[4]
    SLICE_X76Y148        LUT4 (Prop_lut4_I0_O)        0.123    29.154 r  data_provider/i__carry__0_i_3__24/O
                         net (fo=1, routed)           0.000    29.154    div/i__carry__0_i_7__11_0[1]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    29.432 r  div/temp1_inferred__20/i__carry__0/O[2]
                         net (fo=2, routed)           0.470    29.902    div/temp142_out[6]
    SLICE_X76Y146        LUT3 (Prop_lut3_I0_O)        0.131    30.033 r  div/i__carry__0_i_1__9/O
                         net (fo=1, routed)           0.556    30.589    div/p_0_in21_in[7]
    SLICE_X74Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    30.873 r  div/temp1_inferred__21/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.873    div/temp1_inferred__21/i__carry__0_n_0
    SLICE_X74Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    30.981 r  div/temp1_inferred__21/i__carry__1/O[0]
                         net (fo=4, routed)           0.561    31.542    data_provider/p_39_in[7]
    SLICE_X71Y150        LUT4 (Prop_lut4_I0_O)        0.123    31.665 r  data_provider/i__carry__1_i_4__25/O
                         net (fo=1, routed)           0.000    31.665    div/i__carry__1_i_7__0_0[0]
    SLICE_X71Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    31.789 r  div/temp1_inferred__22/i__carry__1/O[0]
                         net (fo=2, routed)           0.568    32.357    div/temp140_out[8]
    SLICE_X71Y152        LUT3 (Prop_lut3_I0_O)        0.130    32.487 r  div/i__carry__1_i_3__10/O
                         net (fo=1, routed)           0.312    32.799    div/p_0_in23_in[9]
    SLICE_X70Y150        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.358    33.157 r  div/temp1_inferred__23/i__carry__1/O[2]
                         net (fo=4, routed)           0.458    33.615    data_provider/p_37_in[9]
    SLICE_X67Y150        LUT4 (Prop_lut4_I0_O)        0.127    33.742 r  data_provider/i__carry__1_i_2__26/O
                         net (fo=1, routed)           0.000    33.742    div/i__carry__1_i_7__12_0[2]
    SLICE_X67Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    33.859 r  div/temp1_inferred__24/i__carry__1/O[2]
                         net (fo=2, routed)           0.632    34.491    div/temp138_out[10]
    SLICE_X68Y148        LUT3 (Prop_lut3_I0_O)        0.126    34.617 r  div/i__carry__1_i_1__11/O
                         net (fo=1, routed)           0.462    35.079    div/p_0_in25_in[11]
    SLICE_X66Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.284    35.363 r  div/temp1_inferred__25/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    35.364    div/temp1_inferred__25/i__carry__1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    35.515 r  div/temp1_inferred__25/i__carry__2/O[3]
                         net (fo=31, routed)          1.055    36.570    div/p_35_in[15]
    SLICE_X65Y146        LUT3 (Prop_lut3_I1_O)        0.127    36.697 r  div/i__carry__0_i_3__12/O
                         net (fo=1, routed)           0.357    37.054    div/p_0_in27_in[5]
    SLICE_X65Y148        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.339    37.393 r  div/temp1_inferred__27/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    div/temp1_inferred__27/i__carry__0_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    37.542 r  div/temp1_inferred__27/i__carry__1/O[3]
                         net (fo=4, routed)           0.947    38.489    data_provider/p_33_in[10]
    SLICE_X62Y149        LUT4 (Prop_lut4_I0_O)        0.120    38.609 r  data_provider/i__carry__1_i_1__28/O
                         net (fo=1, routed)           0.000    38.609    div/i__carry__1_i_7__13_0[3]
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    38.723 r  div/temp1_inferred__28/i__carry__1/O[3]
                         net (fo=2, routed)           0.680    39.403    div/temp134_out[11]
    SLICE_X64Y150        LUT3 (Prop_lut3_I0_O)        0.120    39.523 r  div/i__carry__2_i_3__13/O
                         net (fo=1, routed)           0.372    39.895    div/p_0_in29_in[12]
    SLICE_X64Y149        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.322    40.217 r  div/temp1_inferred__29/i__carry__2/O[3]
                         net (fo=17, routed)          0.438    40.655    div/p_31_in[15]
    SLICE_X72Y149        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.374    41.029 r  div/quotient_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    41.030    div/quotient_reg[4]_i_2_n_0
    SLICE_X72Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    41.142 r  div/quotient_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.418    41.561    div/quotient1[7]
    SLICE_X72Y147        LUT3 (Prop_lut3_I0_O)        0.131    41.692 r  div/quotient[7]_i_1/O
                         net (fo=1, routed)           0.000    41.692    div/quotient[7]_i_1_n_0
    SLICE_X72Y147        FDCE                                         r  div/quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/DP/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.525%)  route 0.106ns (51.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[4]/C
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_muldiv/vga_debugger/display_addr_reg[4]/Q
                         net (fo=851, routed)         0.106     0.206    vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/A4
    SLICE_X62Y136        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/SP/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.525%)  route 0.106ns (51.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[4]/C
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_muldiv/vga_debugger/display_addr_reg[4]/Q
                         net (fo=851, routed)         0.106     0.206    vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/A4
    SLICE_X62Y136        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1792_1855_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/DP/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.100ns (46.059%)  route 0.117ns (53.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[5]/C
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_muldiv/vga_debugger/display_addr_reg[5]/Q
                         net (fo=533, routed)         0.117     0.217    vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/A5
    SLICE_X64Y137        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/SP/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.100ns (46.059%)  route 0.117ns (53.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[5]/C
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_muldiv/vga_debugger/display_addr_reg[5]/Q
                         net (fo=533, routed)         0.117     0.217    vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/A5
    SLICE_X64Y137        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1536_1599_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_controller/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.157ns (67.421%)  route 0.076ns (32.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE                         0.000     0.000 r  vga_muldiv/vga_controller/v_count_reg[2]/C
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_muldiv/vga_controller/v_count_reg[2]/Q
                         net (fo=16, routed)          0.076     0.167    vga_muldiv/vga_controller/v_count_reg_n_0_[2]
    SLICE_X52Y127        LUT6 (Prop_lut6_I1_O)        0.066     0.233 r  vga_muldiv/vga_controller/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.233    vga_muldiv/vga_controller/v_count[3]_i_1_n_0
    SLICE_X52Y127        FDRE                                         r  vga_muldiv/vga_controller/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_controller/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.157ns (64.122%)  route 0.088ns (35.878%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE                         0.000     0.000 r  vga_muldiv/vga_controller/v_count_reg[1]/C
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_muldiv/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          0.088     0.179    vga_muldiv/vga_controller/v_count_reg_n_0_[1]
    SLICE_X53Y126        LUT6 (Prop_lut6_I2_O)        0.066     0.245 r  vga_muldiv/vga_controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.245    vga_muldiv/vga_controller/v_count[5]_i_1_n_0
    SLICE_X53Y126        FDRE                                         r  vga_muldiv/vga_controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_controller/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_controller/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.580%)  route 0.141ns (52.420%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        FDRE                         0.000     0.000 r  vga_muldiv/vga_controller/h_count_reg[5]/C
    SLICE_X56Y126        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_muldiv/vga_controller/h_count_reg[5]/Q
                         net (fo=14, routed)          0.141     0.241    vga_muldiv/vga_controller/h_count_reg_n_0_[5]
    SLICE_X56Y126        LUT6 (Prop_lut6_I4_O)        0.028     0.269 r  vga_muldiv/vga_controller/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.269    vga_muldiv/vga_controller/h_count[5]
    SLICE_X56Y126        FDRE                                         r  vga_muldiv/vga_controller/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_controller/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_controller/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.157ns (57.975%)  route 0.114ns (42.025%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE                         0.000     0.000 r  vga_muldiv/vga_controller/v_count_reg[7]/C
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_muldiv/vga_controller/v_count_reg[7]/Q
                         net (fo=13, routed)          0.114     0.205    vga_muldiv/vga_controller/v_count_reg_n_0_[7]
    SLICE_X53Y126        LUT6 (Prop_lut6_I3_O)        0.066     0.271 r  vga_muldiv/vga_controller/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.271    vga_muldiv/vga_controller/v_count[9]_i_2_n_0
    SLICE_X53Y126        FDRE                                         r  vga_muldiv/vga_controller/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.091ns (33.194%)  route 0.183ns (66.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_muldiv/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.183     0.274    vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/ADDRD5
    SLICE_X64Y136        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_muldiv/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.091ns (33.194%)  route 0.183ns (66.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE                         0.000     0.000 r  vga_muldiv/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_muldiv/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=320, routed)         0.183     0.274    vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/ADDRD5
    SLICE_X64Y136        RAMD64E                                      r  vga_muldiv/vga_display/display_data_reg_1024_1087_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.625ns  (logic 2.283ns (62.981%)  route 1.342ns (37.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.680     4.695    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.259     4.954 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          1.342     6.296    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.024     8.320 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.320    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 2.317ns (64.952%)  route 1.250ns (35.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.682     4.697    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.259     4.956 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          1.250     6.206    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.058     8.264 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.264    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 2.284ns (64.062%)  route 1.281ns (35.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.680     4.695    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.259     4.954 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          1.281     6.236    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.025     8.261 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.261    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.553ns  (logic 2.295ns (64.576%)  route 1.259ns (35.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.680     4.695    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.259     4.954 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          1.259     6.213    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.036     8.249 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.249    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.475ns  (logic 2.294ns (66.000%)  route 1.182ns (34.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.680     4.695    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.259     4.954 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          1.182     6.136    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.035     8.170 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.170    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.245ns (77.021%)  route 0.372ns (22.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.713     1.959    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.118     2.077 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          0.372     2.448    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.127     3.576 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.576    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.648ns  (logic 1.246ns (75.623%)  route 0.402ns (24.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.713     1.959    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.118     2.077 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.402     2.479    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.128     3.607 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.607    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.661ns  (logic 1.268ns (76.340%)  route 0.393ns (23.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y7         FDRE (Prop_fdre_C_Q)         0.118     2.079 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          0.393     2.472    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.150     3.622 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.622    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.236ns (74.216%)  route 0.429ns (25.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.713     1.959    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.118     2.077 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          0.429     2.506    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.118     3.624 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.624    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.235ns (73.599%)  route 0.443ns (26.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.713     1.959    inputter/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         FDRE (Prop_fdre_C_Q)         0.118     2.077 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.443     2.520    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.117     3.637 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.637    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.601ns (10.320%)  route 5.225ns (89.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         2.007     5.826    clock_dividor/rst
    SLICE_X56Y150        FDCE                                         f  clock_dividor/clk_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.601ns (10.320%)  route 5.225ns (89.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         2.007     5.826    clock_dividor/rst
    SLICE_X56Y150        FDCE                                         f  clock_dividor/clk_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.601ns (10.320%)  route 5.225ns (89.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         2.007     5.826    clock_dividor/rst
    SLICE_X56Y150        FDCE                                         f  clock_dividor/clk_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 0.601ns (10.320%)  route 5.225ns (89.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         2.007     5.826    clock_dividor/rst
    SLICE_X56Y150        FDCE                                         f  clock_dividor/clk_div_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 0.601ns (10.407%)  route 5.176ns (89.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.959     5.777    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 0.601ns (10.407%)  route 5.176ns (89.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.959     5.777    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 0.601ns (10.407%)  route 5.176ns (89.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.959     5.777    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 0.601ns (10.407%)  route 5.176ns (89.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.959     5.777    clock_dividor/rst
    SLICE_X56Y148        FDCE                                         f  clock_dividor/clk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.091     3.866    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y148        FDCE                                         r  clock_dividor/clk_div_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 0.601ns (10.578%)  route 5.083ns (89.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.865     5.684    clock_dividor/rst
    SLICE_X56Y151        FDCE                                         f  clock_dividor/clk_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 0.601ns (10.578%)  route 5.083ns (89.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.217     3.776    inputter/rstn
    SLICE_X77Y118        LUT1 (Prop_lut1_I0_O)        0.043     3.819 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=117, routed)         1.865     5.684    clock_dividor/rst
    SLICE_X56Y151        FDCE                                         f  clock_dividor/clk_div_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.075     3.850    clock_dividor/clk_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.145ns (19.467%)  route 0.598ns (80.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 f  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.499     0.616    inputter/key_col[2]
    SLICE_X105Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.644 r  inputter/key_temp1[2]_i_1/O
                         net (fo=2, routed)           0.099     0.743    inputter/key_col_in[2]
    SLICE_X107Y8         FDRE                                         r  inputter/key_temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_temp2_reg[2]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.151ns (20.238%)  route 0.594ns (79.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 f  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.496     0.618    inputter/key_col[0]
    SLICE_X108Y7         LUT1 (Prop_lut1_I0_O)        0.028     0.646 r  inputter/key_temp1[0]_i_1/O
                         net (fo=2, routed)           0.098     0.744    inputter/key_col_in[0]
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[0]/C

Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.145ns (18.258%)  route 0.648ns (81.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 f  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.499     0.616    inputter/key_col[2]
    SLICE_X105Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.644 r  inputter/key_temp1[2]_i_1/O
                         net (fo=2, routed)           0.148     0.792    inputter/key_col_in[2]
    SLICE_X104Y8         FDRE                                         r  inputter/key_temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.953     2.438    inputter/clk_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  inputter/key_temp1_reg[2]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.151ns (19.003%)  route 0.642ns (80.997%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 f  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.496     0.618    inputter/key_col[0]
    SLICE_X108Y7         LUT1 (Prop_lut1_I0_O)        0.028     0.646 r  inputter/key_temp1[0]_i_1/O
                         net (fo=2, routed)           0.146     0.792    inputter/key_col_in[0]
    SLICE_X105Y7         FDRE                                         r  inputter/key_temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.953     2.438    inputter/clk_IBUF_BUFG
    SLICE_X105Y7         FDRE                                         r  inputter/key_temp1_reg[0]/C

Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.220ns (27.467%)  route 0.580ns (72.533%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 r  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.387     0.504    inputter/key_col[2]
    SLICE_X108Y7         LUT5 (Prop_lut5_I2_O)        0.032     0.536 r  inputter/key_row[0]_i_2/O
                         net (fo=1, routed)           0.193     0.729    inputter/key_row[0]_i_2_n_0
    SLICE_X108Y7         LUT6 (Prop_lut6_I0_O)        0.071     0.800 r  inputter/key_row[0]_i_1/O
                         net (fo=1, routed)           0.000     0.800    inputter/p_0_out[0]
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_row_reg[0]/C

Slack:                    inf
  Source:                 key_col[4]
                            (input port)
  Destination:            inputter/key_temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.189ns (23.532%)  route 0.614ns (76.468%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  key_col[4] (IN)
                         net (fo=0)                   0.000     0.000    key_col[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  key_col_IBUF[4]_inst/O
                         net (fo=4, routed)           0.506     0.667    inputter/key_col[4]
    SLICE_X107Y8         LUT1 (Prop_lut1_I0_O)        0.028     0.695 r  inputter/key_temp1[4]_i_1/O
                         net (fo=2, routed)           0.108     0.803    inputter/key_col_in[4]
    SLICE_X104Y8         FDRE                                         r  inputter/key_temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.953     2.438    inputter/clk_IBUF_BUFG
    SLICE_X104Y8         FDRE                                         r  inputter/key_temp1_reg[4]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.151ns (18.756%)  route 0.652ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.538     0.660    inputter/key_col[0]
    SLICE_X105Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.688 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.115     0.803    inputter/key_temp2
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[0]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_temp2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.151ns (18.756%)  route 0.652ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.538     0.660    inputter/key_col[0]
    SLICE_X105Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.688 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.115     0.803    inputter/key_temp2
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y7         FDRE                                         r  inputter/key_temp2_reg[1]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.151ns (18.707%)  route 0.654ns (81.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.538     0.660    inputter/key_col[0]
    SLICE_X105Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.688 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.117     0.805    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[12]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.151ns (18.707%)  route 0.654ns (81.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.538     0.660    inputter/key_col[0]
    SLICE_X105Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.688 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.117     0.805    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[13]/C





