
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.5.2
// timestamp : Tue Sep  7 17:29:32 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf $cgf \
//                  -- xlen $xlen \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.wu.s instruction of the RISC-V F extension for the fcvt.wu.s_b27 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fcvt.wu.s_b27)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:// rs1==f31, rd==x14, fs1 == 0 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f31; dest:x14; op1val:0x7f800001; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x14, f31, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:// rs1==f5, rd==x24, fs1 == 1 and fe1 == 0xff and fm1 == 0x455555 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f5; dest:x24; op1val:0xffc55555; valaddr_reg:x16; val_offset:4; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x24, f5, 0x0, 0, x16, 4, x17, x15, 8, x18)

inst_2:// rs1==f13, rd==x25, fs1 == 0 and fe1 == 0xff and fm1 == 0x455555 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f13; dest:x25; op1val:0x7fc55555; valaddr_reg:x16; val_offset:8; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x25, f13, 0x0, 0, x16, 8, x17, x15, 16, x18)

inst_3:// rs1==f12, rd==x30, fs1 == 1 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f12; dest:x30; op1val:0xffc00001; valaddr_reg:x16; val_offset:12; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x30, f12, 0x0, 0, x16, 12, x17, x15, 24, x18)

inst_4:// rs1==f18, rd==x1, fs1 == 0 and fe1 == 0xff and fm1 == 0x400001 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f18; dest:x1; op1val:0x7fc00001; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x1, f18, 0x0, 0, x16, 16, x17, x15, 32, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_0)

inst_5:// rs1==f14, rd==x17, fs1 == 1 and fe1 == 0xff and fm1 == 0x2aaaaa and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f14; dest:x17; op1val:0xffaaaaaa; valaddr_reg:x20; val_offset:20; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x17, f14, 0x0, 0, x20, 20, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_2)

inst_6:// rs1==f25, rd==x5, fs1 == 0 and fe1 == 0xff and fm1 == 0x2aaaaa and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f25; dest:x5; op1val:0x7faaaaaa; valaddr_reg:x16; val_offset:24; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x5, f25, 0x0, 0, x16, 24, x17, x15, 0, x18)

inst_7:// rs1==f23, rd==x13, fs1 == 1 and fe1 == 0xff and fm1 == 0x000001 and rm_val == 0  
// opcode: fcvt.wu.s ; op1:f23; dest:x13; op1val:0xff800001; valaddr_reg:x16; val_offset:28; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x13, f23, 0x0, 0, x16, 28, x17, x15, 8, x18)

inst_8:// rs1==f4, rd==x23, 
// opcode: fcvt.wu.s ; op1:f4; dest:x23; op1val:0x0; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x23, f4, 0x0, 0, x16, 32, x17, x15, 16, x18)

inst_9:// rs1==f17, rd==x18, 
// opcode: fcvt.wu.s ; op1:f17; dest:x18; op1val:0x0; valaddr_reg:x16; val_offset:36; rmval:0x0; correctval:0; testreg:x22
TEST_FPID_OP(fcvt.wu.s, x18, f17, 0x0, 0, x16, 36, x17, x15, 24, x22)

inst_10:// rs1==f2, rd==x2, 
// opcode: fcvt.wu.s ; op1:f2; dest:x2; op1val:0x0; valaddr_reg:x16; val_offset:40; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x2, f2, 0x0, 0, x16, 40, x17, x15, 32, x18)

inst_11:// rs1==f16, rd==x12, 
// opcode: fcvt.wu.s ; op1:f16; dest:x12; op1val:0x0; valaddr_reg:x16; val_offset:44; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x12, f16, 0x0, 0, x16, 44, x17, x15, 40, x18)

inst_12:// rs1==f24, rd==x27, 
// opcode: fcvt.wu.s ; op1:f24; dest:x27; op1val:0x0; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x27, f24, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_13:// rs1==f27, rd==x11, 
// opcode: fcvt.wu.s ; op1:f27; dest:x11; op1val:0x0; valaddr_reg:x16; val_offset:52; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x11, f27, 0x0, 0, x16, 52, x17, x15, 56, x18)

inst_14:// rs1==f20, rd==x31, 
// opcode: fcvt.wu.s ; op1:f20; dest:x31; op1val:0x0; valaddr_reg:x16; val_offset:56; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x31, f20, 0x0, 0, x16, 56, x17, x15, 64, x18)

inst_15:// rs1==f11, rd==x9, 
// opcode: fcvt.wu.s ; op1:f11; dest:x9; op1val:0x0; valaddr_reg:x16; val_offset:60; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x9, f11, 0x0, 0, x16, 60, x17, x15, 72, x18)

inst_16:// rs1==f10, rd==x29, 
// opcode: fcvt.wu.s ; op1:f10; dest:x29; op1val:0x0; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x29, f10, 0x0, 0, x16, 64, x17, x15, 80, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_1)

inst_17:// rs1==f26, rd==x16, 
// opcode: fcvt.wu.s ; op1:f26; dest:x16; op1val:0x0; valaddr_reg:x20; val_offset:68; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x16, f26, 0x0, 0, x20, 68, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_3)

inst_18:// rs1==f29, rd==x7, 
// opcode: fcvt.wu.s ; op1:f29; dest:x7; op1val:0x0; valaddr_reg:x16; val_offset:72; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x7, f29, 0x0, 0, x16, 72, x17, x15, 0, x18)

inst_19:// rs1==f22, rd==x8, 
// opcode: fcvt.wu.s ; op1:f22; dest:x8; op1val:0x0; valaddr_reg:x16; val_offset:76; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x8, f22, 0x0, 0, x16, 76, x17, x15, 8, x18)

inst_20:// rs1==f19, rd==x21, 
// opcode: fcvt.wu.s ; op1:f19; dest:x21; op1val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x21, f19, 0x0, 0, x16, 80, x17, x15, 16, x18)

inst_21:// rs1==f1, rd==x6, 
// opcode: fcvt.wu.s ; op1:f1; dest:x6; op1val:0x0; valaddr_reg:x16; val_offset:84; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x6, f1, 0x0, 0, x16, 84, x17, x15, 24, x18)

inst_22:// rs1==f28, rd==x19, 
// opcode: fcvt.wu.s ; op1:f28; dest:x19; op1val:0x0; valaddr_reg:x16; val_offset:88; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x19, f28, 0x0, 0, x16, 88, x17, x15, 32, x18)

inst_23:// rs1==f6, rd==x10, 
// opcode: fcvt.wu.s ; op1:f6; dest:x10; op1val:0x0; valaddr_reg:x16; val_offset:92; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x10, f6, 0x0, 0, x16, 92, x17, x15, 40, x18)

inst_24:// rs1==f9, rd==x3, 
// opcode: fcvt.wu.s ; op1:f9; dest:x3; op1val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x3, f9, 0x0, 0, x16, 96, x17, x15, 48, x18)

inst_25:// rs1==f15, rd==x20, 
// opcode: fcvt.wu.s ; op1:f15; dest:x20; op1val:0x0; valaddr_reg:x16; val_offset:100; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x20, f15, 0x0, 0, x16, 100, x17, x15, 56, x18)

inst_26:// rs1==f3, rd==x26, 
// opcode: fcvt.wu.s ; op1:f3; dest:x26; op1val:0x0; valaddr_reg:x16; val_offset:104; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x26, f3, 0x0, 0, x16, 104, x17, x15, 64, x18)

inst_27:// rs1==f30, rd==x22, 
// opcode: fcvt.wu.s ; op1:f30; dest:x22; op1val:0x0; valaddr_reg:x16; val_offset:108; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x22, f30, 0x0, 0, x16, 108, x17, x15, 72, x18)

inst_28:// rs1==f7, rd==x28, 
// opcode: fcvt.wu.s ; op1:f7; dest:x28; op1val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x28, f7, 0x0, 0, x16, 112, x17, x15, 80, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_2)

inst_29:// rs1==f0, rd==x15, 
// opcode: fcvt.wu.s ; op1:f0; dest:x15; op1val:0x0; valaddr_reg:x20; val_offset:116; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x15, f0, 0x0, 0, x20, 116, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_4)

inst_30:// rs1==f21, rd==x0, 
// opcode: fcvt.wu.s ; op1:f21; dest:x0; op1val:0x0; valaddr_reg:x16; val_offset:120; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x0, f21, 0x0, 0, x16, 120, x17, x15, 0, x18)

inst_31:// rs1==f8, rd==x4, 
// opcode: fcvt.wu.s ; op1:f8; dest:x4; op1val:0x0; valaddr_reg:x16; val_offset:124; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.s, x4, f8, 0x0, 0, x16, 124, x17, x15, 8, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
test_fp:
.word 0x7f800001
.word 0xffc55555
.word 0x7fc55555
.word 0xffc00001
.word 0x7fc00001
.word 0xffaaaaaa
.word 0x7faaaaaa
.word 0xff800001
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
.word 0x0
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 10*(XLEN/32),4,0xdeadbeef


signature_x19_0:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 22*(XLEN/32),4,0xdeadbeef


signature_x19_1:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 22*(XLEN/32),4,0xdeadbeef


signature_x19_2:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 4*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
