From 487fb5e76bef67707e35202711986e12aa6dcc8e Mon Sep 17 00:00:00 2001
From: Minh Nguyen <minh.nguyen.zj@renesas.com>
Date: Fri, 27 May 2022 20:24:55 +0700
Subject: [PATCH] clk: renesas: r9a07g044: Set SCIF1, SCIF2, OSTM2 as critical clock

---
 drivers/clk/renesas/r9a07g044-cpg.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c
index e27caa075af7a..f3cda2e05757f 100644
--- a/drivers/clk/renesas/r9a07g044-cpg.c
+++ b/drivers/clk/renesas/r9a07g044-cpg.c
@@ -449,6 +449,9 @@ static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
 	MOD_CLK_BASE + R9A07G044_IA55_PCLK,
 	MOD_CLK_BASE + R9A07G044_IA55_CLK,
 	MOD_CLK_BASE + R9A07G044_DMAC_ACLK,
+        MOD_CLK_BASE + R9A07G044_SCIF2_CLK_PCK,
+        MOD_CLK_BASE + R9A07G044_OSTM2_PCLK,
+        MOD_CLK_BASE + R9A07G044_SCIF1_CLK_PCK,
 };
 
 const struct rzg2l_cpg_info r9a07g044_cpg_info = {
-- 
2.17.1

