// Seed: 2426693658
module module_0 ();
  id_1 :
  assert property (@(posedge id_1) 1)
  else $clog2(63);
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_0.id_1 = 0;
  output wand id_2;
  output wire id_1;
  assign id_6 = id_4;
  assign id_2 = -1 ? -1 : id_6;
  wire id_7;
  final $unsigned(90);
  ;
  logic id_8, id_9, id_10, id_11, id_12;
endmodule
