# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/nclhpm-Intel-Z590:@/tmp/.ICE-unix/2141,unix/nclhpm-Intel-Z590:/tmp/.ICE-unix/2141
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
SSH_AGENT_LAUNCHER=gnome-keyring
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/tools/Xilinx/Vitis/2020.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_AU:en
MAKE_TERMOUT=/dev/pts/11
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2020.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
GNOME_SHELL_SESSION_MODE=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2020.2
RDI_INSTALLROOT=/tools/Xilinx
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
DESKTOP_SESSION=ubuntu
XILINX_XRT=/opt/xilinx/xrt
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o
PWD=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device
LOGNAME=nclhpm
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
SYSTEMD_EXEC_PID=5461
FAKETIME_SHARED=/faketime_sem_596443 /faketime_shm_596443
FAKETIME=-1y
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2020.2/bin
XILINX_DSP=
WINDOWPATH=2
LD_PRELOAD=/usr/$LIB/faketime/libfaketime.so.1
HOME=/home/nclhpm
USERNAME=nclhpm
SYNTH_COMMON=/tools/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=en_AU.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6800
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2020.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/0d91d417_148a_4b6d_8b2c_a65a94bff2d5
RDI_PROG=/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
RT_TCL_PATH=/tools/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
MFLAGS=-s
XILINX_SDK=/tools/Xilinx/Vitis/2020.2
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=s
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python:
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=nclhpm
MAKE_TERMERR=/dev/pts/11
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2020.2
GNOME_TERMINAL_SERVICE=:1.108
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2020.2/tps/lnx64
RDI_JAVA_VERSION=9.0.4
RDI_DATADIR=/tools/Xilinx/Vitis/2020.2/data
DISPLAY=:0
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2020.2
XIL_CHECK_TCL_DEBUG=False
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/local/cuda-11.8/lib64::/tools/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/local/cuda-11.8/lib64::/tools/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
TCL_LIBRARY=/tools/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/share/gnome:/home/nclhpm/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
PATH=/tools/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2020.2/bin:/tools/Xilinx/Vitis_HLS/2020.2/bin:/tools/Xilinx/Vivado/2020.2/bin:/opt/xilinx/xrt/bin:/usr/local/cuda-11.8/bin:/home/nclhpm/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2020.2/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/tools/Xilinx/Vitis/2020.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2020.2/tps/isl
XILINX_VITIS=/tools/Xilinx/Vitis/2020.2
OLDPWD=/tools/Xilinx/Vitis/2020.2/bin
_=/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=40119
XILINX_CD_SESSION=d8158a61-b6b1-4ec3-b156-1ebd6390834d
XILINX_RS_PORT=38475
XILINX_RS_SESSION=9e291532-fe61-4cf6-bec0-a0ef2d518e75


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -DXILINX_FPGA --report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports --log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs -O3 -t hw -I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/ -I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device --platform xilinx_u50_gen3x16_xdma_201920_3 -R2 -l --config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/settings/settings.link.xilinx.stream_kernels_single.ini -j 40 -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin xilinx_tmp_compile/stream_kernels_single.xo 

FINAL PROGRAM OPTIONS
--config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/settings/settings.link.xilinx.stream_kernels_single.ini
--connectivity.nk calc_0:1
--connectivity.slr calc_0_1:SLR0
--connectivity.sp calc_0_1.m_axi_gmem:HBM[0]
--define XILINX_FPGA
--include /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/
--include /mnt/2UB102/HPCC_FPGA-master/STREAM/src/device
--input_files xilinx_tmp_compile/stream_kernels_single.xo
--jobs 40
--link
--log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs
--optimize 3
--output /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
--platform xilinx_u50_gen3x16_xdma_201920_3
--report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports
--report_level 2
--target hw

PARSED COMMAND LINE OPTIONS
-DXILINX_FPGA 
--report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports 
--log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs 
-O3 
-t hw 
-I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/ 
-I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device 
--platform xilinx_u50_gen3x16_xdma_201920_3 
-R2 
-l 
--config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/settings/settings.link.xilinx.stream_kernels_single.ini 
-j 40 
-o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin 
xilinx_tmp_compile/stream_kernels_single.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/settings/settings.link.xilinx.stream_kernels_single.ini
connectivity.nk calc_0:1 
connectivity.slr calc_0_1:SLR0 
connectivity.sp calc_0_1.m_axi_gmem:HBM[0] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Nov 2021 21:42:57
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 28 Nov 2021 21:42:57
output: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml
------------------------------------------
step: running system_link
timestamp: 28 Nov 2021 21:42:57
cmd: /tools/Xilinx/Vitis/2020.2/bin/system_link --xo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/xilinx_tmp_compile/stream_kernels_single.xo --config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int --temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 28 Nov 2021 21:43:03
cmd: /tools/Xilinx/Vitis/2020.2/bin/cf2sw -sdsl /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/sdsl.dat -rtd /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/cf2sw.rtd -nofilter /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/cf2sw_full.rtd -xclbin /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.xml -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 28 Nov 2021 21:43:05
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 28 Nov 2021 21:43:06
cmd: /tools/Xilinx/Vitis/2020.2/bin/vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/.ipcache --output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int --log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link --report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link --config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/vplConfig.ini -k /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link --no-info --iprepo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 --messageDb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link/vpl.pb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/dr.bd.tcl
Vivado Log File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}
misc=report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}
param=compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}
misc=report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}
misc=report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}
misc=report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}
misc=report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device
misc=BinaryName=stream_kernels_single
[connectivity]
nk=calc_0:1:calc_0_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
param=project.writeIntermediateCheckpoints=1
synth.jobs=40

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}
--advanced.misc report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}
--advanced.misc report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}
--advanced.misc report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}
--advanced.misc report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=stream_kernels_single
--advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device
--config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/vplConfig.ini
--connectivity.nk calc_0:1:calc_0_1
--input_file /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/dr.bd.tcl
--iprepo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0
--kernels /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/kernel_info.dat
--log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link
--messageDb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int
--platform xilinx_u50_gen3x16_xdma_201920_3
--remote_ip_cache /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/.ipcache
--report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link
--target hw
--temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link
--vivado.param project.writeIntermediateCheckpoints=1
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.synth.jobs 40
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u50_gen3x16_xdma_201920_3 
--remote_ip_cache /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/.ipcache 
--output_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int 
--log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs/link 
--report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link 
--config /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/vplConfig.ini 
-k /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link 
--no-info 
--iprepo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0 
--messageDb /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/run_link/vpl.pb 
/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/vplConfig.ini
advanced.misc report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {} 
advanced.misc report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__} 
advanced.misc report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {} 
advanced.misc report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {} 
advanced.misc report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {} 
advanced.misc report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device 
advanced.misc BinaryName=stream_kernels_single 
connectivity.nk calc_0:1:calc_0_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.param project.writeIntermediateCheckpoints=1 
vivado.synth.jobs 40 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 28 Nov 2021 21:43:09
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 28 November 2021 21:43:15
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 28 November 2021 21:43:15
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 28 November 2021 21:43:15
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:531
   timestamp: 28 November 2021 21:43:15
   -----------------------
   VPL internal step: create_project -part xcu50-fsvh2104-2-e -force prj prj
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:634
   timestamp: 28 November 2021 21:43:15
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:667
   timestamp: 28 November 2021 21:43:20
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:673
   timestamp: 28 November 2021 21:43:20
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:675
   timestamp: 28 November 2021 21:43:20
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:686
   timestamp: 28 November 2021 21:43:20
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1872
   timestamp: 28 November 2021 21:43:20
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/.ipcache
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1882
   timestamp: 28 November 2021 21:43:22
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/ulp.bd -of_objects my_rm
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1559
   timestamp: 28 November 2021 21:43:22
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:193
   timestamp: 28 November 2021 21:43:32
   -----------------------
   VPL internal step: report locked IPs
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2574
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:221
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:238
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2186
   timestamp: 28 November 2021 21:43:54
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:289
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:301
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1658
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:311
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:315
   timestamp: 28 November 2021 21:43:54
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:341
   timestamp: 28 November 2021 21:43:54
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1720
   timestamp: 28 November 2021 21:44:15
   -----------------------
   VPL internal step: writing user synth clock constraints in output/ulp_ooc_copy.xdc
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1948
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: add_files output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1952
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: move_files [get_files /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm]
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1966
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:3687
   timestamp: 28 November 2021 21:44:17
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:3140
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_init_design_summary -report_type report_utilization -steps {init_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_init_design_summary -report_type report_timing_summary -steps {init_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_io_place_design_summary -report_type report_io -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_utilization_place_design_summary -report_type report_utilization -steps {place_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_control_sets_place_design_summary -report_type report_control_sets -steps {place_design} -runs {impl_1} -options {-verbose}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_place_design_summary -report_type report_timing_summary -steps {place_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_drc_route_design_summary -report_type report_drc -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_methodology_route_design_summary -report_type report_methodology -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_power_route_design_summary -report_type report_power -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_route_status_route_design_summary -report_type report_route_status -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_clock_utilization_route_design_summary -report_type report_clock_utilization -steps {route_design} -runs {impl_1} 
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_bus_skew_route_design_summary -report_type report_bus_skew -steps {route_design} -runs {impl_1} -options {-warn_on_violation}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:96
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:389
   timestamp: 28 November 2021 21:44:17
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:439
   timestamp: 28 November 2021 21:44:26
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 40  
   File: vpl.tcl:492
   timestamp: 28 November 2021 21:44:26
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:4405
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_1_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_ii_level0_wire_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_user_debug_bridge_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_debug_bridge_xsdbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_hmss_0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_axi_vip_data_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_ulp_ucs_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_workaround_cr1039626_orgate_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_1_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_1_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_9997_bsip_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_9997_bs_switch_1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_or_shutdown_clocks_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_kernel_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_kernel2_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_freerun_refclk_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_hbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clk_hbm_adapt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_hbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_hbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_hbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_9997_axi_jtag_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_0349_xsdbm_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_0349_lut_buffer_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_toggle_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_kernel_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_kernel2_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_kernel_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clk_kernel_adapt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clk_kernel_cont_adapt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_kernel2_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clk_kernel2_adapt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clk_kernel2_cont_adapt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel2_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_shutdown_clocks_latch_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_ucs_control_status_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_adder_check_gpio_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_reduce_check_gpio_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_vip_ctrl_mgmt_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_update_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_avg_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_gapping_demand_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_1_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_build_info_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_calc_0_1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_xbar_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_10_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_11_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect1_0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S00_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S01_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_inst_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_reset_sync_SLR0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_slice0_1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_init_reduce_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_22c0_auto_cc_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_slice1_0_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect0_1_0_synth_1
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 28 November 2021 21:48:58
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:562
   timestamp: 28 November 2021 21:48:58
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:743
   timestamp: 28 November 2021 22:48:56
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/ocl_util.tcl:1170
   timestamp: 28 November 2021 22:48:58
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 28 Nov 2021 22:48:59
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 28 Nov 2021 22:48:59
cmd: cf2sw -a /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/address_map.xml -sdsl /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/sdsl.dat -xclbin /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xclbin_orig.xml -rtd /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.rtd -o /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 28 Nov 2021 22:49:00
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 28 Nov 2021 22:49:00
cmd: /tools/Xilinx/Vitis/2020.2/bin/xclbinutil --add-section BITSTREAM:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.rtd --append-section :JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/stream_kernels_single.xml --add-section SYSTEM_METADATA:RAW:/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 28 Nov 2021 22:49:00
cmd: /tools/Xilinx/Vitis/2020.2/bin/xclbinutil --quiet --force --info /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin.info --input /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/stream_kernels_single.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 28 Nov 2021 22:49:00
cmd: /tools/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 28 Nov 2021 22:49:00
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 28 Nov 2021 22:49:00
output: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/link/system_estimate_stream_kernels_single.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 28 Nov 2021 22:49:00
