INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/projects/Reti Logiche/LVR_final/LVR_final.srcs/sim_1/new/LVR_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LVR_test_bench'
