# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../calcolatrice.srcs/sources_1/new/edge_detector.vhd" \
"../../../../calcolatrice.srcs/sim_1/new/edge_detector_test.vhd" \

# Do not sort compile order
nosort
