#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x1db7230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1825f10 .scope module, "co_sim_dsp_mul_unsigned_reg_inf_dsp19x2" "co_sim_dsp_mul_unsigned_reg_inf_dsp19x2" 3 1;
 .timescale -12 -12;
v0x1dc4590_0 .var "A", 19 0;
v0x1dc4650_0 .var "B", 17 0;
v0x1dc46f0_0 .net "P", 37 0, v0x1dcc7f0_0;  1 drivers
v0x19b8670_0 .net "P_netlist", 37 0, L_0x1777180;  1 drivers
v0x19b8710_0 .var "clk", 0 0;
v0x19b8850_0 .var/i "mismatch", 31 0;
v0x19b8930_0 .var "reset", 0 0;
E_0x1dc16b0 .event negedge, v0x1dcb570_0;
L_0x1ab6f10 .part v0x1dc4590_0, 0, 1;
L_0x1ab7050 .part v0x1dc4590_0, 1, 1;
L_0x1ab7140 .part v0x1dc4590_0, 2, 1;
L_0x1ab72c0 .part v0x1dc4590_0, 3, 1;
L_0x1ab4f20 .part v0x1dc4590_0, 4, 1;
L_0x1ab5010 .part v0x1dc4590_0, 5, 1;
L_0x1ab5140 .part v0x1dc4590_0, 6, 1;
L_0x1bd5e30 .part v0x1dc4590_0, 7, 1;
L_0x1bd5f70 .part v0x1dc4590_0, 8, 1;
L_0x1bd6060 .part v0x1dc4590_0, 9, 1;
L_0x1bd6150 .part v0x1dc4590_0, 10, 1;
L_0x1bd61f0 .part v0x1dc4590_0, 11, 1;
L_0x1bdb8b0 .part v0x1dc4590_0, 12, 1;
L_0x1bdb9a0 .part v0x1dc4590_0, 13, 1;
L_0x1bdba90 .part v0x1dc4590_0, 14, 1;
L_0x1ab5230 .part v0x1dc4590_0, 15, 1;
L_0x1bdbb80 .part v0x1dc4590_0, 16, 1;
L_0x1bdbc70 .part v0x1dc4590_0, 17, 1;
L_0x1abb160 .part v0x1dc4590_0, 18, 1;
L_0x1abb250 .part v0x1dc4590_0, 19, 1;
L_0x1abb0c0 .part v0x1dc4650_0, 0, 1;
L_0x1abbf70 .part v0x1dc4650_0, 1, 1;
L_0x1abbec0 .part v0x1dc4650_0, 2, 1;
L_0x1abc120 .part v0x1dc4650_0, 3, 1;
L_0x1abc290 .part v0x1dc4650_0, 4, 1;
L_0x1abc060 .part v0x1dc4650_0, 5, 1;
L_0x1abc1c0 .part v0x1dc4650_0, 6, 1;
L_0x1ac0a10 .part v0x1dc4650_0, 7, 1;
L_0x1ac0bf0 .part v0x1dc4650_0, 8, 1;
L_0x1ac0820 .part v0x1dc4650_0, 9, 1;
L_0x1ac0b00 .part v0x1dc4650_0, 10, 1;
L_0x17924b0 .part v0x1dc4650_0, 11, 1;
L_0x17923b0 .part v0x1dc4650_0, 12, 1;
L_0x17926b0 .part v0x1dc4650_0, 13, 1;
L_0x17925a0 .part v0x1dc4650_0, 14, 1;
L_0x1793b80 .part v0x1dc4650_0, 15, 1;
L_0x1793850 .part v0x1dc4650_0, 16, 1;
L_0x1777090 .part v0x1dc4650_0, 17, 1;
LS_0x1777180_0_0 .concat8 [ 1 1 1 1], L_0x19b8a20, L_0x1a6c2c0, L_0x1a6bce0, L_0x1a6a560;
LS_0x1777180_0_4 .concat8 [ 1 1 1 1], L_0x1a6cf20, L_0x1a6d3f0, L_0x1a6ef80, L_0x1a6e1a0;
LS_0x1777180_0_8 .concat8 [ 1 1 1 1], L_0x1a78a10, L_0x1a6e830, L_0x1a71c10, L_0x1a6ddd0;
LS_0x1777180_0_12 .concat8 [ 1 1 1 1], L_0x1a73d70, L_0x1a740d0, L_0x1ac9ca0, L_0x1ac9070;
LS_0x1777180_0_16 .concat8 [ 1 1 1 1], L_0x1ac8e40, L_0x1a62650, L_0x1a62ae0, L_0x1ab2910;
LS_0x1777180_0_20 .concat8 [ 1 1 1 1], L_0x1ab26e0, L_0x1838db0, L_0x184b900, L_0x184b7b0;
LS_0x1777180_0_24 .concat8 [ 1 1 1 1], L_0x184b660, L_0x184c190, L_0x1854b10, L_0x184c630;
LS_0x1777180_0_28 .concat8 [ 1 1 1 1], L_0x184c930, L_0x1855180, L_0x184cc60, L_0x1858910;
LS_0x1777180_0_32 .concat8 [ 1 1 1 1], L_0x194b890, L_0x194bd20, L_0x1ab94b0, L_0x1ab9670;
LS_0x1777180_0_36 .concat8 [ 1 1 0 0], L_0x1ab9df0, L_0x1920b40;
LS_0x1777180_1_0 .concat8 [ 4 4 4 4], LS_0x1777180_0_0, LS_0x1777180_0_4, LS_0x1777180_0_8, LS_0x1777180_0_12;
LS_0x1777180_1_4 .concat8 [ 4 4 4 4], LS_0x1777180_0_16, LS_0x1777180_0_20, LS_0x1777180_0_24, LS_0x1777180_0_28;
LS_0x1777180_1_8 .concat8 [ 4 2 0 0], LS_0x1777180_0_32, LS_0x1777180_0_36;
L_0x1777180 .concat8 [ 16 16 6 0], LS_0x1777180_1_0, LS_0x1777180_1_4, LS_0x1777180_1_8;
S_0x1dc5da0 .scope task, "compare" "compare" 3 165, 3 165 0, S_0x1825f10;
 .timescale -12 -12;
TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.compare ;
    %load/vec4 v0x1dc46f0_0;
    %load/vec4 v0x19b8670_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 168 "$display", "Data Mismatch. Golden: %0d, Netlist: %0d, Time: %0t", v0x1dc46f0_0, v0x19b8670_0, $time {0 0 0};
    %load/vec4 v0x19b8850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x19b8850_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 172 "$display", "Data Matched. Golden: %0d, Netlist: %0d, Time: %0t", v0x1dc46f0_0, v0x19b8670_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0x1dc1d50 .scope task, "display_stimulus" "display_stimulus" 3 175, 3 175 0, S_0x1825f10;
 .timescale -12 -12;
TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.display_stimulus ;
    %vpi_call/w 3 176 "$display", $time, " ", " Test stimulus is: A[19:10]=%0d, B[17:9]=%0d", &PV<v0x1dc4590_0, 10, 10>, &PV<v0x1dc4650_0, 9, 9> {0 0 0};
    %vpi_call/w 3 177 "$display", $time, " ", " Test stimulus is: A[9:0]=%0d, B[8:0]=%0d", &PV<v0x1dc4590_0, 0, 10>, &PV<v0x1dc4650_0, 0, 9> {0 0 0};
    %end;
S_0x1dc3330 .scope module, "golden" "dsp_mul_unsigned_reg_inf_dsp19x2" 3 10, 4 1 0, S_0x1825f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "A";
    .port_info 3 /INPUT 18 "B";
    .port_info 4 /OUTPUT 38 "P";
v0x180b210_0 .net "A", 19 0, v0x1dc4590_0;  1 drivers
v0x197e0f0_0 .net "B", 17 0, v0x1dc4650_0;  1 drivers
v0x1dcc7f0_0 .var "P", 37 0;
v0x1dcb570_0 .net "clk", 0 0, v0x19b8710_0;  1 drivers
v0x1dc9830_0 .var "i1", 9 0;
v0x1dc9650_0 .var "i2", 8 0;
v0x1d34240_0 .var "i3", 9 0;
v0x1ac0df0_0 .var "i4", 8 0;
v0x1ac3ea0_0 .var "mul1", 31 0;
v0x1ab54e0_0 .var "mul2", 31 0;
v0x1bc62b0_0 .net "reset", 0 0, v0x19b8930_0;  1 drivers
E_0x1dc19d0 .event anyedge, v0x1dc9830_0, v0x1dc9650_0, v0x1d34240_0, v0x1ac0df0_0;
E_0x1dc1cf0/0 .event negedge, v0x1bc62b0_0;
E_0x1dc1cf0/1 .event posedge, v0x1dcb570_0;
E_0x1dc1cf0 .event/or E_0x1dc1cf0/0, E_0x1dc1cf0/1;
S_0x1dc01d0 .scope module, "pnr" "dsp_mul_unsigned_reg_inf_dsp19x2_post_route" 3 12, 5 2 0, S_0x1825f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A[0]";
    .port_info 3 /INPUT 1 "A[1]";
    .port_info 4 /INPUT 1 "A[2]";
    .port_info 5 /INPUT 1 "A[3]";
    .port_info 6 /INPUT 1 "A[4]";
    .port_info 7 /INPUT 1 "A[5]";
    .port_info 8 /INPUT 1 "A[6]";
    .port_info 9 /INPUT 1 "A[7]";
    .port_info 10 /INPUT 1 "A[8]";
    .port_info 11 /INPUT 1 "A[9]";
    .port_info 12 /INPUT 1 "A[10]";
    .port_info 13 /INPUT 1 "A[11]";
    .port_info 14 /INPUT 1 "A[12]";
    .port_info 15 /INPUT 1 "A[13]";
    .port_info 16 /INPUT 1 "A[14]";
    .port_info 17 /INPUT 1 "A[15]";
    .port_info 18 /INPUT 1 "A[16]";
    .port_info 19 /INPUT 1 "A[17]";
    .port_info 20 /INPUT 1 "A[18]";
    .port_info 21 /INPUT 1 "A[19]";
    .port_info 22 /INPUT 1 "B[0]";
    .port_info 23 /INPUT 1 "B[1]";
    .port_info 24 /INPUT 1 "B[2]";
    .port_info 25 /INPUT 1 "B[3]";
    .port_info 26 /INPUT 1 "B[4]";
    .port_info 27 /INPUT 1 "B[5]";
    .port_info 28 /INPUT 1 "B[6]";
    .port_info 29 /INPUT 1 "B[7]";
    .port_info 30 /INPUT 1 "B[8]";
    .port_info 31 /INPUT 1 "B[9]";
    .port_info 32 /INPUT 1 "B[10]";
    .port_info 33 /INPUT 1 "B[11]";
    .port_info 34 /INPUT 1 "B[12]";
    .port_info 35 /INPUT 1 "B[13]";
    .port_info 36 /INPUT 1 "B[14]";
    .port_info 37 /INPUT 1 "B[15]";
    .port_info 38 /INPUT 1 "B[16]";
    .port_info 39 /INPUT 1 "B[17]";
    .port_info 40 /OUTPUT 1 "P[0]";
    .port_info 41 /OUTPUT 1 "P[1]";
    .port_info 42 /OUTPUT 1 "P[2]";
    .port_info 43 /OUTPUT 1 "P[3]";
    .port_info 44 /OUTPUT 1 "P[4]";
    .port_info 45 /OUTPUT 1 "P[5]";
    .port_info 46 /OUTPUT 1 "P[6]";
    .port_info 47 /OUTPUT 1 "P[7]";
    .port_info 48 /OUTPUT 1 "P[8]";
    .port_info 49 /OUTPUT 1 "P[9]";
    .port_info 50 /OUTPUT 1 "P[10]";
    .port_info 51 /OUTPUT 1 "P[11]";
    .port_info 52 /OUTPUT 1 "P[12]";
    .port_info 53 /OUTPUT 1 "P[13]";
    .port_info 54 /OUTPUT 1 "P[14]";
    .port_info 55 /OUTPUT 1 "P[15]";
    .port_info 56 /OUTPUT 1 "P[16]";
    .port_info 57 /OUTPUT 1 "P[17]";
    .port_info 58 /OUTPUT 1 "P[18]";
    .port_info 59 /OUTPUT 1 "P[32]";
    .port_info 60 /OUTPUT 1 "P[33]";
    .port_info 61 /OUTPUT 1 "P[34]";
    .port_info 62 /OUTPUT 1 "P[35]";
    .port_info 63 /OUTPUT 1 "P[36]";
    .port_info 64 /OUTPUT 1 "P[37]";
    .port_info 65 /OUTPUT 1 "P[19]";
    .port_info 66 /OUTPUT 1 "P[20]";
    .port_info 67 /OUTPUT 1 "P[21]";
    .port_info 68 /OUTPUT 1 "P[22]";
    .port_info 69 /OUTPUT 1 "P[23]";
    .port_info 70 /OUTPUT 1 "P[24]";
    .port_info 71 /OUTPUT 1 "P[25]";
    .port_info 72 /OUTPUT 1 "P[26]";
    .port_info 73 /OUTPUT 1 "P[27]";
    .port_info 74 /OUTPUT 1 "P[28]";
    .port_info 75 /OUTPUT 1 "P[29]";
    .port_info 76 /OUTPUT 1 "P[30]";
    .port_info 77 /OUTPUT 1 "P[31]";
L_0x19b8a20 .functor BUFZ 1, L_0x1711a10, C4<0>, C4<0>, C4<0>;
L_0x1a6c2c0 .functor BUFZ 1, L_0x1711df0, C4<0>, C4<0>, C4<0>;
L_0x1a6bce0 .functor BUFZ 1, L_0x1712120, C4<0>, C4<0>, C4<0>;
L_0x1a6a560 .functor BUFZ 1, L_0x1712450, C4<0>, C4<0>, C4<0>;
L_0x1a6cf20 .functor BUFZ 1, L_0x171fab0, C4<0>, C4<0>, C4<0>;
L_0x1a6d3f0 .functor BUFZ 1, L_0x171fe90, C4<0>, C4<0>, C4<0>;
L_0x1a6ef80 .functor BUFZ 1, L_0x17201c0, C4<0>, C4<0>, C4<0>;
L_0x1a6e1a0 .functor BUFZ 1, L_0x17204f0, C4<0>, C4<0>, C4<0>;
L_0x1a78a10 .functor BUFZ 1, L_0x171b510, C4<0>, C4<0>, C4<0>;
L_0x1a6e830 .functor BUFZ 1, L_0x171b8f0, C4<0>, C4<0>, C4<0>;
L_0x1a71c10 .functor BUFZ 1, L_0x171bc20, C4<0>, C4<0>, C4<0>;
L_0x1a6ddd0 .functor BUFZ 1, L_0x171bf50, C4<0>, C4<0>, C4<0>;
L_0x1a73d70 .functor BUFZ 1, L_0x17bcfa0, C4<0>, C4<0>, C4<0>;
L_0x1a740d0 .functor BUFZ 1, L_0x17bd0b0, C4<0>, C4<0>, C4<0>;
L_0x1ac9ca0 .functor BUFZ 1, L_0x17bcaf0, C4<0>, C4<0>, C4<0>;
L_0x1ac9070 .functor BUFZ 1, L_0x17bd2a0, C4<0>, C4<0>, C4<0>;
L_0x1ac8e40 .functor BUFZ 1, L_0x17bd880, C4<0>, C4<0>, C4<0>;
L_0x1a62650 .functor BUFZ 1, L_0x17bd520, C4<0>, C4<0>, C4<0>;
L_0x1a62ae0 .functor BUFZ 1, L_0x17bdbb0, C4<0>, C4<0>, C4<0>;
L_0x194b890 .functor BUFZ 1, L_0x17b3d80, C4<0>, C4<0>, C4<0>;
L_0x194bd20 .functor BUFZ 1, L_0x17b4360, C4<0>, C4<0>, C4<0>;
L_0x1ab94b0 .functor BUFZ 1, L_0x17b4830, C4<0>, C4<0>, C4<0>;
L_0x1ab9670 .functor BUFZ 1, L_0x17b4b60, C4<0>, C4<0>, C4<0>;
L_0x1ab9df0 .functor BUFZ 1, L_0x17b44a0, C4<0>, C4<0>, C4<0>;
L_0x1920b40 .functor BUFZ 1, L_0x17b4ee0, C4<0>, C4<0>, C4<0>;
L_0x1ab2910 .functor BUFZ 1, L_0x17bd3e0, C4<0>, C4<0>, C4<0>;
L_0x1ab26e0 .functor BUFZ 1, L_0x17bdf30, C4<0>, C4<0>, C4<0>;
L_0x1838db0 .functor BUFZ 1, L_0x17bfef0, C4<0>, C4<0>, C4<0>;
L_0x184b900 .functor BUFZ 1, L_0x17c0000, C4<0>, C4<0>, C4<0>;
L_0x184b7b0 .functor BUFZ 1, L_0x17bfa40, C4<0>, C4<0>, C4<0>;
L_0x184b660 .functor BUFZ 1, L_0x17c01f0, C4<0>, C4<0>, C4<0>;
L_0x184c190 .functor BUFZ 1, L_0x17c07d0, C4<0>, C4<0>, C4<0>;
L_0x1854b10 .functor BUFZ 1, L_0x17c0470, C4<0>, C4<0>, C4<0>;
L_0x184c630 .functor BUFZ 1, L_0x17c0b00, C4<0>, C4<0>, C4<0>;
L_0x184c930 .functor BUFZ 1, L_0x17c0330, C4<0>, C4<0>, C4<0>;
L_0x1855180 .functor BUFZ 1, L_0x17c0e80, C4<0>, C4<0>, C4<0>;
L_0x184cc60 .functor BUFZ 1, L_0x17b40c0, C4<0>, C4<0>, C4<0>;
L_0x1858910 .functor BUFZ 1, L_0x17b41d0, C4<0>, C4<0>, C4<0>;
L_0x1852090 .functor BUFZ 1, v0x19b8710_0, C4<0>, C4<0>, C4<0>;
L_0x18557f0 .functor BUFZ 1, v0x19b8930_0, C4<0>, C4<0>, C4<0>;
L_0x184d730 .functor BUFZ 1, L_0x1ab6f10, C4<0>, C4<0>, C4<0>;
L_0x1857f80 .functor BUFZ 1, L_0x1ab7050, C4<0>, C4<0>, C4<0>;
L_0x184bbb0 .functor BUFZ 1, L_0x1ab7140, C4<0>, C4<0>, C4<0>;
L_0x184be30 .functor BUFZ 1, L_0x1ab72c0, C4<0>, C4<0>, C4<0>;
L_0x18527c0 .functor BUFZ 1, L_0x1ab4f20, C4<0>, C4<0>, C4<0>;
L_0x184e340 .functor BUFZ 1, L_0x1ab5010, C4<0>, C4<0>, C4<0>;
L_0x184e040 .functor BUFZ 1, L_0x1ab5140, C4<0>, C4<0>, C4<0>;
L_0x184e670 .functor BUFZ 1, L_0x1bd5e30, C4<0>, C4<0>, C4<0>;
L_0x18564d0 .functor BUFZ 1, L_0x1bd5f70, C4<0>, C4<0>, C4<0>;
L_0x184eb10 .functor BUFZ 1, L_0x1bd6060, C4<0>, C4<0>, C4<0>;
L_0x184ee10 .functor BUFZ 1, L_0x1bd6150, C4<0>, C4<0>, C4<0>;
L_0x1856b40 .functor BUFZ 1, L_0x1bd61f0, C4<0>, C4<0>, C4<0>;
L_0x184f140 .functor BUFZ 1, L_0x1bdb8b0, C4<0>, C4<0>, C4<0>;
L_0x1858f70 .functor BUFZ 1, L_0x1bdb9a0, C4<0>, C4<0>, C4<0>;
L_0x1850ad0 .functor BUFZ 1, L_0x1bdba90, C4<0>, C4<0>, C4<0>;
L_0x1853d50 .functor BUFZ 1, L_0x1ab5230, C4<0>, C4<0>, C4<0>;
L_0x184fc10 .functor BUFZ 1, L_0x1bdbb80, C4<0>, C4<0>, C4<0>;
L_0x18585e0 .functor BUFZ 1, L_0x1bdbc70, C4<0>, C4<0>, C4<0>;
L_0x1854480 .functor BUFZ 1, L_0x1abb160, C4<0>, C4<0>, C4<0>;
L_0x1850820 .functor BUFZ 1, L_0x1abb250, C4<0>, C4<0>, C4<0>;
L_0x1850520 .functor BUFZ 1, L_0x1abb0c0, C4<0>, C4<0>, C4<0>;
L_0x18595d0 .functor BUFZ 1, L_0x1abbf70, C4<0>, C4<0>, C4<0>;
L_0x185d9d0 .functor BUFZ 1, L_0x1abbec0, C4<0>, C4<0>, C4<0>;
L_0x185e8d0 .functor BUFZ 1, L_0x1abc120, C4<0>, C4<0>, C4<0>;
L_0x185ec90 .functor BUFZ 1, L_0x1abc290, C4<0>, C4<0>, C4<0>;
L_0x185ffe0 .functor BUFZ 1, L_0x1abc060, C4<0>, C4<0>, C4<0>;
L_0x185b5d0 .functor BUFZ 1, L_0x1abc1c0, C4<0>, C4<0>, C4<0>;
L_0x185cf90 .functor BUFZ 1, L_0x1ac0a10, C4<0>, C4<0>, C4<0>;
L_0x1859c30 .functor BUFZ 1, L_0x1ac0bf0, C4<0>, C4<0>, C4<0>;
L_0x185e150 .functor BUFZ 1, L_0x1ac0820, C4<0>, C4<0>, C4<0>;
L_0x18603d0 .functor BUFZ 1, L_0x1ac0b00, C4<0>, C4<0>, C4<0>;
L_0x1860790 .functor BUFZ 1, L_0x17924b0, C4<0>, C4<0>, C4<0>;
L_0x1861ae0 .functor BUFZ 1, L_0x17923b0, C4<0>, C4<0>, C4<0>;
L_0x185bc40 .functor BUFZ 1, L_0x17926b0, C4<0>, C4<0>, C4<0>;
L_0x185d600 .functor BUFZ 1, L_0x17925a0, C4<0>, C4<0>, C4<0>;
L_0x1850c80 .functor BUFZ 1, L_0x1793b80, C4<0>, C4<0>, C4<0>;
L_0x188fea0 .functor BUFZ 1, L_0x1793850, C4<0>, C4<0>, C4<0>;
L_0x18a29f0 .functor BUFZ 1, L_0x1777090, C4<0>, C4<0>, C4<0>;
v0x17736b0_0 .net "A[0]", 0 0, L_0x1ab6f10;  1 drivers
v0x1773770_0 .net "A[0]_output_0_0", 0 0, L_0x184d730;  1 drivers
v0x172ef60_0 .net "A[10]", 0 0, L_0x1bd6150;  1 drivers
v0x172f000_0 .net "A[10]_output_0_0", 0 0, L_0x184ee10;  1 drivers
v0x172f0d0_0 .net "A[11]", 0 0, L_0x1bd61f0;  1 drivers
v0x172f1c0_0 .net "A[11]_output_0_0", 0 0, L_0x1856b40;  1 drivers
v0x172f260_0 .net "A[12]", 0 0, L_0x1bdb8b0;  1 drivers
v0x172f300_0 .net "A[12]_output_0_0", 0 0, L_0x184f140;  1 drivers
v0x1784800_0 .net "A[13]", 0 0, L_0x1bdb9a0;  1 drivers
v0x17848a0_0 .net "A[13]_output_0_0", 0 0, L_0x1858f70;  1 drivers
v0x1784970_0 .net "A[14]", 0 0, L_0x1bdba90;  1 drivers
v0x1784a10_0 .net "A[14]_output_0_0", 0 0, L_0x1850ad0;  1 drivers
v0x1784ae0_0 .net "A[15]", 0 0, L_0x1ab5230;  1 drivers
v0x1784b80_0 .net "A[15]_output_0_0", 0 0, L_0x1853d50;  1 drivers
v0x174b390_0 .net "A[16]", 0 0, L_0x1bdbb80;  1 drivers
v0x174b430_0 .net "A[16]_output_0_0", 0 0, L_0x184fc10;  1 drivers
v0x174b4d0_0 .net "A[17]", 0 0, L_0x1bdbc70;  1 drivers
v0x174b680_0 .net "A[17]_output_0_0", 0 0, L_0x18585e0;  1 drivers
v0x174b750_0 .net "A[18]", 0 0, L_0x1abb160;  1 drivers
v0x17e4ac0_0 .net "A[18]_output_0_0", 0 0, L_0x1854480;  1 drivers
v0x17e4b90_0 .net "A[19]", 0 0, L_0x1abb250;  1 drivers
v0x17e4c30_0 .net "A[19]_output_0_0", 0 0, L_0x1850820;  1 drivers
v0x17e4d00_0 .net "A[1]", 0 0, L_0x1ab7050;  1 drivers
v0x17e4da0_0 .net "A[1]_output_0_0", 0 0, L_0x1857f80;  1 drivers
v0x17e4e70_0 .net "A[2]", 0 0, L_0x1ab7140;  1 drivers
v0x17f26b0_0 .net "A[2]_output_0_0", 0 0, L_0x184bbb0;  1 drivers
v0x17f2750_0 .net "A[3]", 0 0, L_0x1ab72c0;  1 drivers
v0x17f27f0_0 .net "A[3]_output_0_0", 0 0, L_0x184be30;  1 drivers
v0x17f28c0_0 .net "A[4]", 0 0, L_0x1ab4f20;  1 drivers
v0x17f2960_0 .net "A[4]_output_0_0", 0 0, L_0x18527c0;  1 drivers
v0x17f2a30_0 .net "A[5]", 0 0, L_0x1ab5010;  1 drivers
v0x17e0860_0 .net "A[5]_output_0_0", 0 0, L_0x184e340;  1 drivers
v0x17e0930_0 .net "A[6]", 0 0, L_0x1ab5140;  1 drivers
v0x17e0be0_0 .net "A[6]_output_0_0", 0 0, L_0x184e040;  1 drivers
v0x174b570_0 .net "A[7]", 0 0, L_0x1bd5e30;  1 drivers
v0x17e2790_0 .net "A[7]_output_0_0", 0 0, L_0x184e670;  1 drivers
v0x17e2830_0 .net "A[8]", 0 0, L_0x1bd5f70;  1 drivers
v0x17e28d0_0 .net "A[8]_output_0_0", 0 0, L_0x18564d0;  1 drivers
v0x17e29a0_0 .net "A[9]", 0 0, L_0x1bd6060;  1 drivers
v0x17e2a40_0 .net "A[9]_output_0_0", 0 0, L_0x184eb10;  1 drivers
v0x17e2b10_0 .net "B[0]", 0 0, L_0x1abb0c0;  1 drivers
v0x17d67c0_0 .net "B[0]_output_0_0", 0 0, L_0x1850520;  1 drivers
v0x17d6890_0 .net "B[10]", 0 0, L_0x1ac0b00;  1 drivers
v0x17d6930_0 .net "B[10]_output_0_0", 0 0, L_0x18603d0;  1 drivers
v0x17d6a00_0 .net "B[11]", 0 0, L_0x17924b0;  1 drivers
v0x17d6aa0_0 .net "B[11]_output_0_0", 0 0, L_0x1860790;  1 drivers
v0x17d6b70_0 .net "B[12]", 0 0, L_0x17923b0;  1 drivers
v0x17d8b80_0 .net "B[12]_output_0_0", 0 0, L_0x1861ae0;  1 drivers
v0x17d8c20_0 .net "B[13]", 0 0, L_0x17926b0;  1 drivers
v0x17d8cc0_0 .net "B[13]_output_0_0", 0 0, L_0x185bc40;  1 drivers
v0x17d8d60_0 .net "B[14]", 0 0, L_0x17925a0;  1 drivers
v0x17d8e00_0 .net "B[14]_output_0_0", 0 0, L_0x185d600;  1 drivers
v0x17d8ea0_0 .net "B[15]", 0 0, L_0x1793b80;  1 drivers
v0x17d8f40_0 .net "B[15]_output_0_0", 0 0, L_0x1850c80;  1 drivers
v0x17dbaf0_0 .net "B[16]", 0 0, L_0x1793850;  1 drivers
v0x17dbb90_0 .net "B[16]_output_0_0", 0 0, L_0x188fea0;  1 drivers
v0x17dbc30_0 .net "B[17]", 0 0, L_0x1777090;  1 drivers
v0x17dbcf0_0 .net "B[17]_output_0_0", 0 0, L_0x18a29f0;  1 drivers
v0x17dbd90_0 .net "B[1]", 0 0, L_0x1abbf70;  1 drivers
v0x17dbe50_0 .net "B[1]_output_0_0", 0 0, L_0x18595d0;  1 drivers
v0x17de0f0_0 .net "B[2]", 0 0, L_0x1abbec0;  1 drivers
v0x17de1b0_0 .net "B[2]_output_0_0", 0 0, L_0x185d9d0;  1 drivers
v0x17de250_0 .net "B[3]", 0 0, L_0x1abc120;  1 drivers
v0x17de310_0 .net "B[3]_output_0_0", 0 0, L_0x185e8d0;  1 drivers
v0x17de3b0_0 .net "B[4]", 0 0, L_0x1abc290;  1 drivers
v0x17de450_0 .net "B[4]_output_0_0", 0 0, L_0x185ec90;  1 drivers
v0x17e09d0_0 .net "B[5]", 0 0, L_0x1abc060;  1 drivers
v0x17e0a90_0 .net "B[5]_output_0_0", 0 0, L_0x185ffe0;  1 drivers
v0x17e0b30_0 .net "B[6]", 0 0, L_0x1abc1c0;  1 drivers
v0x1766f40_0 .net "B[6]_output_0_0", 0 0, L_0x185b5d0;  1 drivers
v0x1766fe0_0 .net "B[7]", 0 0, L_0x1ac0a10;  1 drivers
v0x1767080_0 .net "B[7]_output_0_0", 0 0, L_0x185cf90;  1 drivers
v0x1767120_0 .net "B[8]", 0 0, L_0x1ac0bf0;  1 drivers
v0x17671e0_0 .net "B[8]_output_0_0", 0 0, L_0x1859c30;  1 drivers
v0x1767280_0 .net "B[9]", 0 0, L_0x1ac0820;  1 drivers
v0x1748350_0 .net "B[9]_output_0_0", 0 0, L_0x185e150;  1 drivers
v0x17483f0_0 .net "P[0]", 0 0, L_0x19b8a20;  1 drivers
v0x17484b0_0 .net "P[0]_input_0_0", 0 0, L_0x1711a10;  1 drivers
v0x1748550_0 .net "P[10]", 0 0, L_0x1a71c10;  1 drivers
v0x17485f0_0 .net "P[10]_input_0_0", 0 0, L_0x171bc20;  1 drivers
v0x17486c0_0 .net "P[11]", 0 0, L_0x1a6ddd0;  1 drivers
v0x1778820_0 .net "P[11]_input_0_0", 0 0, L_0x171bf50;  1 drivers
v0x17788f0_0 .net "P[12]", 0 0, L_0x1a73d70;  1 drivers
v0x1778990_0 .net "P[12]_input_0_0", 0 0, L_0x17bcfa0;  1 drivers
v0x1778a60_0 .net "P[13]", 0 0, L_0x1a740d0;  1 drivers
v0x1778b00_0 .net "P[13]_input_0_0", 0 0, L_0x17bd0b0;  1 drivers
v0x1778bd0_0 .net "P[14]", 0 0, L_0x1ac9ca0;  1 drivers
v0x17368f0_0 .net "P[14]_input_0_0", 0 0, L_0x17bcaf0;  1 drivers
v0x1736990_0 .net "P[15]", 0 0, L_0x1ac9070;  1 drivers
v0x1736a30_0 .net "P[15]_input_0_0", 0 0, L_0x17bd2a0;  1 drivers
v0x1736b00_0 .net "P[16]", 0 0, L_0x1ac8e40;  1 drivers
v0x1736ba0_0 .net "P[16]_input_0_0", 0 0, L_0x17bd880;  1 drivers
v0x1736c70_0 .net "P[17]", 0 0, L_0x1a62650;  1 drivers
v0x16fb1e0_0 .net "P[17]_input_0_0", 0 0, L_0x17bd520;  1 drivers
v0x16fb2b0_0 .net "P[18]", 0 0, L_0x1a62ae0;  1 drivers
v0x16fb350_0 .net "P[18]_input_0_0", 0 0, L_0x17bdbb0;  1 drivers
v0x16fb420_0 .net "P[19]", 0 0, L_0x1ab2910;  1 drivers
v0x16fb4c0_0 .net "P[19]_input_0_0", 0 0, L_0x17bd3e0;  1 drivers
v0x16fb590_0 .net "P[1]", 0 0, L_0x1a6c2c0;  1 drivers
v0x173b9b0_0 .net "P[1]_input_0_0", 0 0, L_0x1711df0;  1 drivers
v0x173ba50_0 .net "P[20]", 0 0, L_0x1ab26e0;  1 drivers
v0x173baf0_0 .net "P[20]_input_0_0", 0 0, L_0x17bdf30;  1 drivers
v0x173bbc0_0 .net "P[21]", 0 0, L_0x1838db0;  1 drivers
v0x173bc60_0 .net "P[21]_input_0_0", 0 0, L_0x17bfef0;  1 drivers
v0x173bd30_0 .net "P[22]", 0 0, L_0x184b900;  1 drivers
v0x16e33f0_0 .net "P[22]_input_0_0", 0 0, L_0x17c0000;  1 drivers
v0x16e34c0_0 .net "P[23]", 0 0, L_0x184b7b0;  1 drivers
v0x16e3560_0 .net "P[23]_input_0_0", 0 0, L_0x17bfa40;  1 drivers
v0x16e3630_0 .net "P[24]", 0 0, L_0x184b660;  1 drivers
v0x16e36d0_0 .net "P[24]_input_0_0", 0 0, L_0x17c01f0;  1 drivers
v0x16e37a0_0 .net "P[25]", 0 0, L_0x184c190;  1 drivers
v0x16ff900_0 .net "P[25]_input_0_0", 0 0, L_0x17c07d0;  1 drivers
v0x16ff9a0_0 .net "P[26]", 0 0, L_0x1854b10;  1 drivers
v0x16ffa40_0 .net "P[26]_input_0_0", 0 0, L_0x17c0470;  1 drivers
v0x16ffb10_0 .net "P[27]", 0 0, L_0x184c630;  1 drivers
v0x16ffbb0_0 .net "P[27]_input_0_0", 0 0, L_0x17c0b00;  1 drivers
v0x16ffc80_0 .net "P[28]", 0 0, L_0x184c930;  1 drivers
v0x177f100_0 .net "P[28]_input_0_0", 0 0, L_0x17c0330;  1 drivers
v0x177f1d0_0 .net "P[29]", 0 0, L_0x1855180;  1 drivers
v0x177f270_0 .net "P[29]_input_0_0", 0 0, L_0x17c0e80;  1 drivers
v0x177f340_0 .net "P[2]", 0 0, L_0x1a6bce0;  1 drivers
v0x177f3e0_0 .net "P[2]_input_0_0", 0 0, L_0x1712120;  1 drivers
v0x177f4b0_0 .net "P[30]", 0 0, L_0x184cc60;  1 drivers
v0x16f9380_0 .net "P[30]_input_0_0", 0 0, L_0x17b40c0;  1 drivers
v0x16f9420_0 .net "P[31]", 0 0, L_0x1858910;  1 drivers
v0x16f94c0_0 .net "P[31]_input_0_0", 0 0, L_0x17b41d0;  1 drivers
v0x16f9590_0 .net "P[32]", 0 0, L_0x194b890;  1 drivers
v0x16f9630_0 .net "P[32]_input_0_0", 0 0, L_0x17b3d80;  1 drivers
v0x16f9700_0 .net "P[33]", 0 0, L_0x194bd20;  1 drivers
v0x176ae00_0 .net "P[33]_input_0_0", 0 0, L_0x17b4360;  1 drivers
v0x176aed0_0 .net "P[34]", 0 0, L_0x1ab94b0;  1 drivers
v0x176af70_0 .net "P[34]_input_0_0", 0 0, L_0x17b4830;  1 drivers
v0x176b040_0 .net "P[35]", 0 0, L_0x1ab9670;  1 drivers
v0x176b0e0_0 .net "P[35]_input_0_0", 0 0, L_0x17b4b60;  1 drivers
v0x176b1b0_0 .net "P[36]", 0 0, L_0x1ab9df0;  1 drivers
v0x17071c0_0 .net "P[36]_input_0_0", 0 0, L_0x17b44a0;  1 drivers
v0x1707260_0 .net "P[37]", 0 0, L_0x1920b40;  1 drivers
v0x1707300_0 .net "P[37]_input_0_0", 0 0, L_0x17b4ee0;  1 drivers
v0x17073d0_0 .net "P[3]", 0 0, L_0x1a6a560;  1 drivers
v0x1707470_0 .net "P[3]_input_0_0", 0 0, L_0x1712450;  1 drivers
v0x1707540_0 .net "P[4]", 0 0, L_0x1a6cf20;  1 drivers
v0x170ed40_0 .net "P[4]_input_0_0", 0 0, L_0x171fab0;  1 drivers
v0x170ee10_0 .net "P[5]", 0 0, L_0x1a6d3f0;  1 drivers
v0x170eeb0_0 .net "P[5]_input_0_0", 0 0, L_0x171fe90;  1 drivers
v0x170ef80_0 .net "P[6]", 0 0, L_0x1a6ef80;  1 drivers
v0x170f020_0 .net "P[6]_input_0_0", 0 0, L_0x17201c0;  1 drivers
v0x170f0f0_0 .net "P[7]", 0 0, L_0x1a6e1a0;  1 drivers
v0x17090a0_0 .net "P[7]_input_0_0", 0 0, L_0x17204f0;  1 drivers
v0x1709140_0 .net "P[8]", 0 0, L_0x1a78a10;  1 drivers
v0x17091e0_0 .net "P[8]_input_0_0", 0 0, L_0x171b510;  1 drivers
v0x17092b0_0 .net "P[9]", 0 0, L_0x1a6e830;  1 drivers
v0x1709350_0 .net "P[9]_input_0_0", 0 0, L_0x171b8f0;  1 drivers
v0x1709420_0 .net "RS_DSP_MULT_REGIN_mul2[1]_clock_0_0", 0 0, L_0x18a28a0;  1 drivers
v0x170ce60_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_0", 0 0, L_0x1705e00;  1 drivers
v0x170cf30_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_1", 0 0, L_0x178a320;  1 drivers
v0x170d000_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_10", 0 0, L_0x18b0db0;  1 drivers
v0x170d0d0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_11", 0 0, L_0x18b32d0;  1 drivers
v0x170d1a0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_12", 0 0, L_0x18b3650;  1 drivers
v0x170af80_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_13", 0 0, L_0x18b49a0;  1 drivers
v0x170b050_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_14", 0 0, L_0x18ab4e0;  1 drivers
v0x170b120_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_15", 0 0, L_0x18ac1a0;  1 drivers
v0x170b1f0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_16", 0 0, L_0x18fb790;  1 drivers
v0x170b2c0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_17", 0 0, L_0x1702eb0;  1 drivers
v0x17b3460_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_18", 0 0, L_0x17035c0;  1 drivers
v0x17b3530_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_19", 0 0, L_0x17056f0;  1 drivers
v0x17b3600_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_2", 0 0, L_0x178a870;  1 drivers
v0x17b36d0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_3", 0 0, L_0x1746880;  1 drivers
v0x17b37a0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_4", 0 0, L_0x1746f90;  1 drivers
v0x17bf080_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_5", 0 0, L_0x1718e50;  1 drivers
v0x17bf150_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_6", 0 0, L_0x1719560;  1 drivers
v0x17bf220_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_7", 0 0, L_0x1716790;  1 drivers
v0x17bf2f0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_8", 0 0, L_0x1716ea0;  1 drivers
v0x17bf3c0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_0_9", 0 0, L_0x179e2f0;  1 drivers
v0x17bc130_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_0", 0 0, L_0x178d1a0;  1 drivers
v0x17bc200_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_1", 0 0, L_0x178cdd0;  1 drivers
v0x17bc2d0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_10", 0 0, L_0x179e6a0;  1 drivers
v0x17bc3a0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_11", 0 0, L_0x179f160;  1 drivers
v0x17bc470_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_12", 0 0, L_0x17922c0;  1 drivers
v0x171a7a0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_13", 0 0, L_0x1791ac0;  1 drivers
v0x171a870_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_14", 0 0, L_0x1790480;  1 drivers
v0x171a940_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_15", 0 0, L_0x1790090;  1 drivers
v0x171aa10_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_16", 0 0, L_0x178f900;  1 drivers
v0x171aae0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_17", 0 0, L_0x178f070;  1 drivers
v0x1710ca0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_2", 0 0, L_0x178caa0;  1 drivers
v0x1710d70_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_3", 0 0, L_0x1786960;  1 drivers
v0x1710e40_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_4", 0 0, L_0x1786ca0;  1 drivers
v0x1710f10_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_5", 0 0, L_0x1786fd0;  1 drivers
v0x1710fe0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_6", 0 0, L_0x17769f0;  1 drivers
v0x1713360_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_7", 0 0, L_0x17140d0;  1 drivers
v0x1713430_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_8", 0 0, L_0x17147e0;  1 drivers
v0x1713500_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_1_9", 0 0, L_0x179e810;  1 drivers
v0x17135d0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_2_0", 0 0, L_0x16f8240;  1 drivers
v0x1713670_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_3_0", 0 0, L_0x16f8570;  1 drivers
v0x1775c50_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_4_0", 0 0, L_0x170b910;  1 drivers
v0x1775cf0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_4_1", 0 0, L_0x170c050;  1 drivers
v0x1775dc0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_4_2", 0 0, L_0x170dc00;  1 drivers
v0x1775e90_0 .net "RS_DSP_MULT_REGIN_mul2[1]_input_5_0", 0 0, L_0x17f8250;  1 drivers
v0x1775f80_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_0", 0 0, L_0x1b79140;  1 drivers
v0x1776020_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_1", 0 0, L_0x1b92310;  1 drivers
v0x178af70_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_10", 0 0, L_0x1b9b600;  1 drivers
v0x178b010_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_11", 0 0, L_0x1b893d0;  1 drivers
v0x178b0b0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_12", 0 0, L_0x1b9b470;  1 drivers
v0x178b180_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_13", 0 0, L_0x1b9b3d0;  1 drivers
v0x178b220_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_14", 0 0, L_0x1b9b330;  1 drivers
v0x178b2f0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_15", 0 0, L_0x1b89270;  1 drivers
v0x178d260_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_16", 0 0, L_0x1b89330;  1 drivers
v0x178d330_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_17", 0 0, L_0x1b89120;  1 drivers
v0x178d3d0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_18", 0 0, L_0x1b891d0;  1 drivers
v0x178d4a0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_19", 0 0, L_0x1b80250;  1 drivers
v0x178d540_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_2", 0 0, L_0x1b92440;  1 drivers
v0x178d610_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_20", 0 0, L_0x1b89080;  1 drivers
v0x1790540_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_21", 0 0, L_0x1b802f0;  1 drivers
v0x17905e0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_22", 0 0, L_0x1959da0;  1 drivers
v0x1790680_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_23", 0 0, L_0x1b7ffa0;  1 drivers
v0x1790750_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_24", 0 0, L_0x1bb4d30;  1 drivers
v0x17907f0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_3", 0 0, L_0x1b80040;  1 drivers
v0x17908c0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_4", 0 0, L_0x1b9b6a0;  1 drivers
v0x179d740_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_5", 0 0, L_0x1b80160;  1 drivers
v0x179d7e0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_6", 0 0, L_0x1dc74c0;  1 drivers
v0x179d880_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_7", 0 0, L_0x1b92270;  1 drivers
v0x179d920_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_8", 0 0, L_0x1b921d0;  1 drivers
v0x179d9f0_0 .net "RS_DSP_MULT_REGIN_mul2[1]_output_0_9", 0 0, L_0x1b9b510;  1 drivers
v0x179dac0_0 .net "__vpr__unconn0", 0 0, L_0x1dc7420;  1 drivers
v0x1715a20_0 .net "__vpr__unconn1", 0 0, L_0x1721ad0;  1 drivers
v0x1715ac0_0 .net "__vpr__unconn10", 0 0, L_0x1bb4b50;  1 drivers
v0x1715b60_0 .net "__vpr__unconn11", 0 0, L_0x1bb4bf0;  1 drivers
v0x1715c00_0 .net "__vpr__unconn12", 0 0, L_0x1bb4c90;  1 drivers
v0x1715ca0_0 .net "__vpr__unconn2", 0 0, L_0x1721b70;  1 drivers
v0x1715d40_0 .net "__vpr__unconn3", 0 0, L_0x1721c10;  1 drivers
v0x1715de0_0 .net "__vpr__unconn4", 0 0, L_0x1db6690;  1 drivers
v0x17180e0_0 .net "__vpr__unconn5", 0 0, L_0x1db6730;  1 drivers
v0x1718180_0 .net "__vpr__unconn6", 0 0, L_0x1db67d0;  1 drivers
v0x1718220_0 .net "__vpr__unconn7", 0 0, L_0x1959eb0;  1 drivers
v0x17182c0_0 .net "__vpr__unconn8", 0 0, L_0x1bb49a0;  1 drivers
v0x1718360_0 .net "__vpr__unconn9", 0 0, L_0x1bb4a40;  1 drivers
L_0x7f13eec710f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1718400_0 .net/2u *"_ivl_203", 0 0, L_0x7f13eec710f0;  1 drivers
L_0x7f13eec71138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17184a0_0 .net/2u *"_ivl_205", 0 0, L_0x7f13eec71138;  1 drivers
L_0x7f13eec71180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745b10_0 .net/2u *"_ivl_207", 0 0, L_0x7f13eec71180;  1 drivers
L_0x7f13eec711c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745bb0_0 .net/2u *"_ivl_209", 0 0, L_0x7f13eec711c8;  1 drivers
L_0x7f13eec71258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745c50_0 .net/2u *"_ivl_213", 0 0, L_0x7f13eec71258;  1 drivers
L_0x7f13eec712a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745cf0_0 .net/2u *"_ivl_215", 0 0, L_0x7f13eec712a0;  1 drivers
L_0x7f13eec712e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745d90_0 .net/2u *"_ivl_217", 0 0, L_0x7f13eec712e8;  1 drivers
L_0x7f13eec71330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745e30_0 .net/2u *"_ivl_219", 0 0, L_0x7f13eec71330;  1 drivers
L_0x7f13eec71450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1745ed0_0 .net/2u *"_ivl_225", 0 0, L_0x7f13eec71450;  1 drivers
L_0x7f13eec71498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789b00_0 .net/2u *"_ivl_227", 0 0, L_0x7f13eec71498;  1 drivers
L_0x7f13eec714e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789ba0_0 .net/2u *"_ivl_229", 0 0, L_0x7f13eec714e0;  1 drivers
L_0x7f13eec71528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789c40_0 .net/2u *"_ivl_231", 0 0, L_0x7f13eec71528;  1 drivers
L_0x7f13eec715b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789ce0_0 .net/2u *"_ivl_235", 0 0, L_0x7f13eec715b8;  1 drivers
L_0x7f13eec71600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789d80_0 .net/2u *"_ivl_237", 0 0, L_0x7f13eec71600;  1 drivers
L_0x7f13eec71648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789e20_0 .net/2u *"_ivl_239", 0 0, L_0x7f13eec71648;  1 drivers
L_0x7f13eec71690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1789ec0_0 .net/2u *"_ivl_241", 0 0, L_0x7f13eec71690;  1 drivers
L_0x7f13eec71720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704980_0 .net/2u *"_ivl_245", 0 0, L_0x7f13eec71720;  1 drivers
L_0x7f13eec71768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704a20_0 .net/2u *"_ivl_247", 0 0, L_0x7f13eec71768;  1 drivers
L_0x7f13eec717b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704ac0_0 .net/2u *"_ivl_249", 0 0, L_0x7f13eec717b0;  1 drivers
L_0x7f13eec717f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704b60_0 .net/2u *"_ivl_251", 0 0, L_0x7f13eec717f8;  1 drivers
L_0x7f13eec71888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704c00_0 .net/2u *"_ivl_255", 0 0, L_0x7f13eec71888;  1 drivers
L_0x7f13eec718d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704ca0_0 .net/2u *"_ivl_257", 0 0, L_0x7f13eec718d0;  1 drivers
L_0x7f13eec71918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1704d40_0 .net/2u *"_ivl_259", 0 0, L_0x7f13eec71918;  1 drivers
L_0x7f13eec71960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1702140_0 .net/2u *"_ivl_261", 0 0, L_0x7f13eec71960;  1 drivers
L_0x7f13eec719f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1702200_0 .net/2u *"_ivl_265", 0 0, L_0x7f13eec719f0;  1 drivers
L_0x7f13eec71a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17022e0_0 .net/2u *"_ivl_267", 0 0, L_0x7f13eec71a38;  1 drivers
L_0x7f13eec71a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17023c0_0 .net/2u *"_ivl_269", 0 0, L_0x7f13eec71a80;  1 drivers
L_0x7f13eec71ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17024a0_0 .net/2u *"_ivl_271", 0 0, L_0x7f13eec71ac8;  1 drivers
L_0x7f13eec71b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18fac80_0 .net/2u *"_ivl_275", 0 0, L_0x7f13eec71b58;  1 drivers
L_0x7f13eec71ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18fad60_0 .net/2u *"_ivl_277", 0 0, L_0x7f13eec71ba0;  1 drivers
L_0x7f13eec71be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18fae40_0 .net/2u *"_ivl_279", 0 0, L_0x7f13eec71be8;  1 drivers
L_0x7f13eec71c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18faf20_0 .net/2u *"_ivl_281", 0 0, L_0x7f13eec71c30;  1 drivers
L_0x7f13eec71cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18fb000_0 .net/2u *"_ivl_285", 0 0, L_0x7f13eec71cc0;  1 drivers
L_0x7f13eec71d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187c220_0 .net/2u *"_ivl_287", 0 0, L_0x7f13eec71d08;  1 drivers
L_0x7f13eec71d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187c2e0_0 .net/2u *"_ivl_289", 0 0, L_0x7f13eec71d50;  1 drivers
L_0x7f13eec71d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187c3c0_0 .net/2u *"_ivl_291", 0 0, L_0x7f13eec71d98;  1 drivers
L_0x7f13eec71e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187c4a0_0 .net/2u *"_ivl_295", 0 0, L_0x7f13eec71e28;  1 drivers
L_0x7f13eec71e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187c580_0 .net/2u *"_ivl_297", 0 0, L_0x7f13eec71e70;  1 drivers
L_0x7f13eec71eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1823f40_0 .net/2u *"_ivl_299", 0 0, L_0x7f13eec71eb8;  1 drivers
L_0x7f13eec71f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1824020_0 .net/2u *"_ivl_301", 0 0, L_0x7f13eec71f00;  1 drivers
L_0x7f13eec71f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1824100_0 .net/2u *"_ivl_305", 0 0, L_0x7f13eec71f90;  1 drivers
L_0x7f13eec71fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18241e0_0 .net/2u *"_ivl_307", 0 0, L_0x7f13eec71fd8;  1 drivers
L_0x7f13eec72020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18242c0_0 .net/2u *"_ivl_309", 0 0, L_0x7f13eec72020;  1 drivers
L_0x7f13eec72068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab20b0_0 .net/2u *"_ivl_311", 0 0, L_0x7f13eec72068;  1 drivers
L_0x7f13eec720f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab2170_0 .net/2u *"_ivl_315", 0 0, L_0x7f13eec720f8;  1 drivers
L_0x7f13eec72140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab2250_0 .net/2u *"_ivl_317", 0 0, L_0x7f13eec72140;  1 drivers
L_0x7f13eec72188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab2330_0 .net/2u *"_ivl_319", 0 0, L_0x7f13eec72188;  1 drivers
L_0x7f13eec721d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab2410_0 .net/2u *"_ivl_321", 0 0, L_0x7f13eec721d0;  1 drivers
L_0x7f13eec72260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1920350_0 .net/2u *"_ivl_325", 0 0, L_0x7f13eec72260;  1 drivers
L_0x7f13eec722a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1920430_0 .net/2u *"_ivl_327", 0 0, L_0x7f13eec722a8;  1 drivers
L_0x7f13eec722f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1920510_0 .net/2u *"_ivl_329", 0 0, L_0x7f13eec722f0;  1 drivers
L_0x7f13eec72338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19205f0_0 .net/2u *"_ivl_331", 0 0, L_0x7f13eec72338;  1 drivers
L_0x7f13eec723c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19206d0_0 .net/2u *"_ivl_335", 0 0, L_0x7f13eec723c8;  1 drivers
L_0x7f13eec72410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab8f00_0 .net/2u *"_ivl_337", 0 0, L_0x7f13eec72410;  1 drivers
L_0x7f13eec72458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab8fc0_0 .net/2u *"_ivl_339", 0 0, L_0x7f13eec72458;  1 drivers
L_0x7f13eec724a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab90a0_0 .net/2u *"_ivl_341", 0 0, L_0x7f13eec724a0;  1 drivers
v0x1ab9180_0 .net "clk", 0 0, v0x19b8710_0;  alias, 1 drivers
v0x1ab9250_0 .net "clk_output_0_0", 0 0, L_0x1852090;  1 drivers
v0x194ac20_0 .net "dffre_P[0]_clock_0_0", 0 0, L_0x18a3ad0;  1 drivers
v0x194ad10_0 .net "dffre_P[0]_input_0_0", 0 0, L_0x17683c0;  1 drivers
v0x194ae00_0 .net "dffre_P[0]_input_1_0", 0 0, L_0x18b1530;  1 drivers
v0x194aef0_0 .net "dffre_P[0]_input_2_0", 0 0, L_0x17796a0;  1 drivers
v0x194afe0_0 .net "dffre_P[0]_output_0_0", 0 0, v0x1813900_0;  1 drivers
v0x1a61a40_0 .net "dffre_P[10]_clock_0_0", 0 0, L_0x18a4710;  1 drivers
v0x1a61b30_0 .net "dffre_P[10]_input_0_0", 0 0, L_0x17d77d0;  1 drivers
v0x1a61c20_0 .net "dffre_P[10]_input_1_0", 0 0, L_0x18b23e0;  1 drivers
v0x1a61d10_0 .net "dffre_P[10]_input_2_0", 0 0, L_0x1749fd0;  1 drivers
v0x1a61e00_0 .net "dffre_P[10]_output_0_0", 0 0, v0x1815430_0;  1 drivers
v0x1ac8810_0 .net "dffre_P[11]_clock_0_0", 0 0, L_0x18a6140;  1 drivers
v0x1ac8900_0 .net "dffre_P[11]_input_0_0", 0 0, L_0x17d7960;  1 drivers
v0x1ac89f0_0 .net "dffre_P[11]_input_1_0", 0 0, L_0x18b2010;  1 drivers
v0x1ac8ae0_0 .net "dffre_P[11]_input_2_0", 0 0, L_0x17380a0;  1 drivers
v0x1ac8bd0_0 .net "dffre_P[11]_output_0_0", 0 0, v0x1816f60_0;  1 drivers
v0x1a66650_0 .net "dffre_P[12]_clock_0_0", 0 0, L_0x18a37a0;  1 drivers
v0x1a66740_0 .net "dffre_P[12]_input_0_0", 0 0, L_0x17d7aa0;  1 drivers
v0x1a66830_0 .net "dffre_P[12]_input_1_0", 0 0, L_0x18a9a70;  1 drivers
v0x1a66920_0 .net "dffre_P[12]_input_2_0", 0 0, L_0x1737d70;  1 drivers
v0x1a66a10_0 .net "dffre_P[12]_output_0_0", 0 0, v0x1818a90_0;  1 drivers
v0x194c5d0_0 .net "dffre_P[13]_clock_0_0", 0 0, L_0x18a8db0;  1 drivers
v0x194c6c0_0 .net "dffre_P[13]_input_0_0", 0 0, L_0x17e3d70;  1 drivers
v0x194c7b0_0 .net "dffre_P[13]_input_1_0", 0 0, L_0x18a5460;  1 drivers
v0x194c8a0_0 .net "dffre_P[13]_input_2_0", 0 0, L_0x1737a40;  1 drivers
v0x194c990_0 .net "dffre_P[13]_output_0_0", 0 0, v0x181a730_0;  1 drivers
v0x1a2d090_0 .net "dffre_P[14]_clock_0_0", 0 0, L_0x18a34a0;  1 drivers
v0x1a2d180_0 .net "dffre_P[14]_input_0_0", 0 0, L_0x17e1570;  1 drivers
v0x1a2d270_0 .net "dffre_P[14]_input_1_0", 0 0, L_0x18a5320;  1 drivers
v0x1a2d360_0 .net "dffre_P[14]_input_2_0", 0 0, L_0x1737660;  1 drivers
v0x1a2d450_0 .net "dffre_P[14]_output_0_0", 0 0, v0x181bf50_0;  1 drivers
v0x18fda70_0 .net "dffre_P[15]_clock_0_0", 0 0, L_0x18a3330;  1 drivers
v0x18fdb60_0 .net "dffre_P[15]_input_0_0", 0 0, L_0x17e1d70;  1 drivers
v0x18fdc50_0 .net "dffre_P[15]_input_1_0", 0 0, L_0x18a9740;  1 drivers
v0x18fdd40_0 .net "dffre_P[15]_input_2_0", 0 0, L_0x16fc2b0;  1 drivers
v0x18fde30_0 .net "dffre_P[15]_output_0_0", 0 0, v0x181e900_0;  1 drivers
v0x1975380_0 .net "dffre_P[16]_clock_0_0", 0 0, L_0x18a7630;  1 drivers
v0x1975470_0 .net "dffre_P[16]_input_0_0", 0 0, L_0x17f3d90;  1 drivers
v0x1975560_0 .net "dffre_P[16]_input_1_0", 0 0, L_0x18a4eb0;  1 drivers
v0x1975650_0 .net "dffre_P[16]_input_2_0", 0 0, L_0x16fbf80;  1 drivers
v0x1975740_0 .net "dffre_P[16]_output_0_0", 0 0, v0x18212b0_0;  1 drivers
v0x1940880_0 .net "dffre_P[17]_clock_0_0", 0 0, L_0x18a5a10;  1 drivers
v0x1940970_0 .net "dffre_P[17]_input_0_0", 0 0, L_0x17f3f10;  1 drivers
v0x1940a60_0 .net "dffre_P[17]_input_1_0", 0 0, L_0x1ba4860;  1 drivers
v0x1940b50_0 .net "dffre_P[17]_input_2_0", 0 0, L_0x16fbb70;  1 drivers
v0x1940c40_0 .net "dffre_P[17]_output_0_0", 0 0, v0x1aa4390_0;  1 drivers
v0x193ae00_0 .net "dffre_P[18]_clock_0_0", 0 0, L_0x1921270;  1 drivers
v0x193aef0_0 .net "dffre_P[18]_input_0_0", 0 0, L_0x17f3b50;  1 drivers
v0x193afe0_0 .net "dffre_P[18]_input_1_0", 0 0, L_0x18a4d40;  1 drivers
v0x193b0d0_0 .net "dffre_P[18]_input_2_0", 0 0, L_0x173d160;  1 drivers
v0x193b1c0_0 .net "dffre_P[18]_output_0_0", 0 0, v0x1a296f0_0;  1 drivers
v0x1944e30_0 .net "dffre_P[1]_clock_0_0", 0 0, L_0x18a90e0;  1 drivers
v0x1944f20_0 .net "dffre_P[1]_input_0_0", 0 0, L_0x1760d50;  1 drivers
v0x1945010_0 .net "dffre_P[1]_input_1_0", 0 0, L_0x18b27e0;  1 drivers
v0x1945100_0 .net "dffre_P[1]_input_2_0", 0 0, L_0x174a300;  1 drivers
v0x19451f0_0 .net "dffre_P[1]_output_0_0", 0 0, v0x1a66250_0;  1 drivers
v0x18effd0_0 .net "dffre_P[2]_clock_0_0", 0 0, L_0x18a4270;  1 drivers
v0x18f00c0_0 .net "dffre_P[2]_input_0_0", 0 0, L_0x17613b0;  1 drivers
v0x18f01b0_0 .net "dffre_P[2]_input_1_0", 0 0, L_0x18a9da0;  1 drivers
v0x18f02a0_0 .net "dffre_P[2]_input_2_0", 0 0, L_0x1749500;  1 drivers
v0x18f0390_0 .net "dffre_P[2]_output_0_0", 0 0, v0x19b0400_0;  1 drivers
v0x18f41b0_0 .net "dffre_P[32]_clock_0_0", 0 0, L_0x18a3000;  1 drivers
v0x18f42a0_0 .net "dffre_P[32]_input_0_0", 0 0, L_0x17f5400;  1 drivers
v0x18f4390_0 .net "dffre_P[32]_input_1_0", 0 0, L_0x18a51b0;  1 drivers
v0x18f4480_0 .net "dffre_P[32]_input_2_0", 0 0, L_0x173ce30;  1 drivers
v0x18f4570_0 .net "dffre_P[32]_output_0_0", 0 0, v0x1975a80_0;  1 drivers
v0x18f58b0_0 .net "dffre_P[33]_clock_0_0", 0 0, L_0x18a2600;  1 drivers
v0x18f59a0_0 .net "dffre_P[33]_input_0_0", 0 0, L_0x17f86e0;  1 drivers
v0x18f5a90_0 .net "dffre_P[33]_input_1_0", 0 0, L_0x18a8980;  1 drivers
v0x18f5b80_0 .net "dffre_P[33]_input_2_0", 0 0, L_0x1bbd080;  1 drivers
v0x18f5c70_0 .net "dffre_P[33]_output_0_0", 0 0, v0x1a2e250_0;  1 drivers
v0x18f8de0_0 .net "dffre_P[34]_clock_0_0", 0 0, L_0x18a2750;  1 drivers
v0x18f8ed0_0 .net "dffre_P[34]_input_0_0", 0 0, L_0x17f57b0;  1 drivers
v0x18f8fc0_0 .net "dffre_P[34]_input_1_0", 0 0, L_0x18a6fa0;  1 drivers
v0x18f90b0_0 .net "dffre_P[34]_input_2_0", 0 0, L_0x173cb00;  1 drivers
v0x18f91a0_0 .net "dffre_P[34]_output_0_0", 0 0, v0x194cae0_0;  1 drivers
v0x18f1390_0 .net "dffre_P[35]_clock_0_0", 0 0, L_0x18a2360;  1 drivers
v0x18f1480_0 .net "dffre_P[35]_input_0_0", 0 0, L_0x17f5ae0;  1 drivers
v0x18f1570_0 .net "dffre_P[35]_input_1_0", 0 0, L_0x18a4a10;  1 drivers
v0x18f1660_0 .net "dffre_P[35]_input_2_0", 0 0, L_0x173c720;  1 drivers
v0x18f1750_0 .net "dffre_P[35]_output_0_0", 0 0, v0x1aba090_0;  1 drivers
v0x18f2ab0_0 .net "dffre_P[36]_clock_0_0", 0 0, L_0x18a7ca0;  1 drivers
v0x18f2ba0_0 .net "dffre_P[36]_input_0_0", 0 0, L_0x17f7520;  1 drivers
v0x18f2c90_0 .net "dffre_P[36]_input_1_0", 0 0, L_0x18b0630;  1 drivers
v0x18f2d80_0 .net "dffre_P[36]_input_2_0", 0 0, L_0x1779120;  1 drivers
v0x18f2e70_0 .net "dffre_P[36]_output_0_0", 0 0, v0x1826750_0;  1 drivers
v0x18f6fb0_0 .net "dffre_P[37]_clock_0_0", 0 0, L_0x18a3f40;  1 drivers
v0x18f70a0_0 .net "dffre_P[37]_input_0_0", 0 0, L_0x17f7910;  1 drivers
v0x18f7190_0 .net "dffre_P[37]_input_1_0", 0 0, L_0x18aab50;  1 drivers
v0x18f7280_0 .net "dffre_P[37]_input_2_0", 0 0, L_0x1779530;  1 drivers
v0x18f7370_0 .net "dffre_P[37]_output_0_0", 0 0, v0x187d9b0_0;  1 drivers
v0x19af8b0_0 .net "dffre_P[3]_clock_0_0", 0 0, L_0x18a6870;  1 drivers
v0x19af9a0_0 .net "dffre_P[3]_input_0_0", 0 0, L_0x17dfb10;  1 drivers
v0x19afa90_0 .net "dffre_P[3]_input_1_0", 0 0, L_0x18b2ec0;  1 drivers
v0x19afb80_0 .net "dffre_P[3]_input_2_0", 0 0, L_0x1749790;  1 drivers
v0x19afc70_0 .net "dffre_P[3]_output_0_0", 0 0, v0x1702d40_0;  1 drivers
v0x1939d40_0 .net "dffre_P[4]_clock_0_0", 0 0, L_0x18a8310;  1 drivers
v0x1939e30_0 .net "dffre_P[4]_input_0_0", 0 0, L_0x17dfe40;  1 drivers
v0x1939f20_0 .net "dffre_P[4]_input_1_0", 0 0, L_0x18b09f0;  1 drivers
v0x193a010_0 .net "dffre_P[4]_input_2_0", 0 0, L_0x17498c0;  1 drivers
v0x193a100_0 .net "dffre_P[4]_output_0_0", 0 0, v0x17462c0_0;  1 drivers
v0x18fc8d0_0 .net "dffre_P[5]_clock_0_0", 0 0, L_0x18a3c40;  1 drivers
v0x18fc9c0_0 .net "dffre_P[5]_input_0_0", 0 0, L_0x17dd3a0;  1 drivers
v0x18fcab0_0 .net "dffre_P[5]_input_1_0", 0 0, L_0x18ab810;  1 drivers
v0x18fcba0_0 .net "dffre_P[5]_input_2_0", 0 0, L_0x1779810;  1 drivers
v0x18fcc90_0 .net "dffre_P[5]_output_0_0", 0 0, v0x1718b70_0;  1 drivers
v0x1a64200_0 .net "dffre_P[6]_clock_0_0", 0 0, L_0x18a9410;  1 drivers
v0x1a642f0_0 .net "dffre_P[6]_input_0_0", 0 0, L_0x17dd6d0;  1 drivers
v0x1a643e0_0 .net "dffre_P[6]_input_1_0", 0 0, L_0x18b1930;  1 drivers
v0x1a644d0_0 .net "dffre_P[6]_input_2_0", 0 0, L_0x1779ae0;  1 drivers
v0x1a645c0_0 .net "dffre_P[6]_output_0_0", 0 0, v0x1716340_0;  1 drivers
v0x19b0800_0 .net "dffre_P[7]_clock_0_0", 0 0, L_0x18a2ca0;  1 drivers
v0x19b08f0_0 .net "dffre_P[7]_input_0_0", 0 0, L_0x17da490;  1 drivers
v0x19b09e0_0 .net "dffre_P[7]_input_1_0", 0 0, L_0x18b3c20;  1 drivers
v0x19b0ad0_0 .net "dffre_P[7]_input_2_0", 0 0, L_0x1768090;  1 drivers
v0x19b0bc0_0 .net "dffre_P[7]_output_0_0", 0 0, v0x1791370_0;  1 drivers
v0x1a653e0_0 .net "dffre_P[8]_clock_0_0", 0 0, L_0x18a2b60;  1 drivers
v0x1a654d0_0 .net "dffre_P[8]_input_0_0", 0 0, L_0x17da930;  1 drivers
v0x1a655c0_0 .net "dffre_P[8]_input_1_0", 0 0, L_0x18aa0d0;  1 drivers
v0x1a656b0_0 .net "dffre_P[8]_input_2_0", 0 0, L_0x1767cb0;  1 drivers
v0x1a657a0_0 .net "dffre_P[8]_output_0_0", 0 0, v0x1791090_0;  1 drivers
v0x1ab3760_0 .net "dffre_P[9]_clock_0_0", 0 0, L_0x18a45a0;  1 drivers
v0x1ab3850_0 .net "dffre_P[9]_input_0_0", 0 0, L_0x17da7f0;  1 drivers
v0x1ab3940_0 .net "dffre_P[9]_input_1_0", 0 0, L_0x18ab1b0;  1 drivers
v0x1ab3a30_0 .net "dffre_P[9]_input_2_0", 0 0, L_0x1749ca0;  1 drivers
v0x1ab3b20_0 .net "dffre_P[9]_output_0_0", 0 0, v0x178e0b0_0;  1 drivers
v0x1a63390_0 .net "lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1", 0 0, L_0x18abe70;  1 drivers
v0x1a63430_0 .net "lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0", 0 0, L_0x1acaae0;  1 drivers
v0x1a63520_0 .net "lut_$false_output_0_0", 0 0, L_0x1b72560;  1 drivers
v0x1a635c0_0 .net "lut_$true_output_0_0", 0 0, L_0x1b79280;  1 drivers
v0x1a63660_0 .net "lut_P[19]_input_0_2", 0 0, L_0x1709a30;  1 drivers
v0x1a63700_0 .net "lut_P[19]_output_0_0", 0 0, L_0x1b79320;  1 drivers
v0x1aaf0f0_0 .net "lut_P[20]_input_0_1", 0 0, L_0x1780280;  1 drivers
v0x1aaf190_0 .net "lut_P[20]_output_0_0", 0 0, L_0x19cb920;  1 drivers
v0x1aaf280_0 .net "lut_P[21]_input_0_1", 0 0, L_0x1bacaf0;  1 drivers
v0x1aaf320_0 .net "lut_P[21]_output_0_0", 0 0, L_0x1abd280;  1 drivers
v0x1aaf410_0 .net "lut_P[22]_input_0_3", 0 0, L_0x1700d80;  1 drivers
v0x1aaf4b0_0 .net "lut_P[22]_output_0_0", 0 0, L_0x19b1b60;  1 drivers
v0x193cf80_0 .net "lut_P[23]_input_0_3", 0 0, L_0x1700670;  1 drivers
v0x193d020_0 .net "lut_P[23]_output_0_0", 0 0, L_0x18ca5d0;  1 drivers
v0x193d110_0 .net "lut_P[24]_input_0_1", 0 0, L_0x176c5b0;  1 drivers
v0x193d1b0_0 .net "lut_P[24]_output_0_0", 0 0, L_0x1acab80;  1 drivers
v0x193d2a0_0 .net "lut_P[25]_input_0_1", 0 0, L_0x176bb70;  1 drivers
v0x193d340_0 .net "lut_P[25]_output_0_0", 0 0, L_0x1b924e0;  1 drivers
v0x1938b90_0 .net "lut_P[26]_input_0_1", 0 0, L_0x16fa120;  1 drivers
v0x1938c30_0 .net "lut_P[26]_output_0_0", 0 0, L_0x1807150;  1 drivers
v0x1938d20_0 .net "lut_P[27]_input_0_1", 0 0, L_0x177fab0;  1 drivers
v0x1938dc0_0 .net "lut_P[27]_output_0_0", 0 0, L_0x19cbab0;  1 drivers
v0x1938eb0_0 .net "lut_P[28]_input_0_1", 0 0, L_0x1780ce0;  1 drivers
v0x1938f50_0 .net "lut_P[28]_output_0_0", 0 0, L_0x1978760;  1 drivers
v0x19c9710_0 .net "lut_P[29]_input_0_2", 0 0, L_0x170fe10;  1 drivers
v0x19c97b0_0 .net "lut_P[29]_output_0_0", 0 0, L_0x1aad890;  1 drivers
v0x19c98a0_0 .net "lut_P[30]_input_0_2", 0 0, L_0x1707f60;  1 drivers
v0x19c9940_0 .net "lut_P[30]_output_0_0", 0 0, L_0x1aadba0;  1 drivers
v0x19c9a30_0 .net "lut_P[31]_input_0_2", 0 0, L_0x170f6d0;  1 drivers
v0x19c9ad0_0 .net "lut_P[31]_output_0_0", 0 0, L_0x1b722a0;  1 drivers
v0x1a27380_0 .net "reset", 0 0, v0x19b8930_0;  alias, 1 drivers
v0x1a27420_0 .net "reset_output_0_0", 0 0, L_0x18557f0;  1 drivers
LS_0x19a8e00_0_0 .concat [ 1 1 1 1], L_0x1705e00, L_0x178a320, L_0x178a870, L_0x1746880;
LS_0x19a8e00_0_4 .concat [ 1 1 1 1], L_0x1746f90, L_0x1718e50, L_0x1719560, L_0x1716790;
LS_0x19a8e00_0_8 .concat [ 1 1 1 1], L_0x1716ea0, L_0x179e2f0, L_0x18b0db0, L_0x18b32d0;
LS_0x19a8e00_0_12 .concat [ 1 1 1 1], L_0x18b3650, L_0x18b49a0, L_0x18ab4e0, L_0x18ac1a0;
LS_0x19a8e00_0_16 .concat [ 1 1 1 1], L_0x18fb790, L_0x1702eb0, L_0x17035c0, L_0x17056f0;
LS_0x19a8e00_1_0 .concat [ 4 4 4 4], LS_0x19a8e00_0_0, LS_0x19a8e00_0_4, LS_0x19a8e00_0_8, LS_0x19a8e00_0_12;
LS_0x19a8e00_1_4 .concat [ 4 0 0 0], LS_0x19a8e00_0_16;
L_0x19a8e00 .concat [ 16 4 0 0], LS_0x19a8e00_1_0, LS_0x19a8e00_1_4;
LS_0x19a8f50_0_0 .concat [ 1 1 1 1], L_0x178d1a0, L_0x178cdd0, L_0x178caa0, L_0x1786960;
LS_0x19a8f50_0_4 .concat [ 1 1 1 1], L_0x1786ca0, L_0x1786fd0, L_0x17769f0, L_0x17140d0;
LS_0x19a8f50_0_8 .concat [ 1 1 1 1], L_0x17147e0, L_0x179e810, L_0x179e6a0, L_0x179f160;
LS_0x19a8f50_0_12 .concat [ 1 1 1 1], L_0x17922c0, L_0x1791ac0, L_0x1790480, L_0x1790090;
LS_0x19a8f50_0_16 .concat [ 1 1 0 0], L_0x178f900, L_0x178f070;
LS_0x19a8f50_1_0 .concat [ 4 4 4 4], LS_0x19a8f50_0_0, LS_0x19a8f50_0_4, LS_0x19a8f50_0_8, LS_0x19a8f50_0_12;
LS_0x19a8f50_1_4 .concat [ 2 0 0 0], LS_0x19a8f50_0_16;
L_0x19a8f50 .concat [ 16 2 0 0], LS_0x19a8f50_1_0, LS_0x19a8f50_1_4;
L_0x1dc7420 .part v0x1811dd0_0, 37, 1;
L_0x1721ad0 .part v0x1811dd0_0, 36, 1;
L_0x1721b70 .part v0x1811dd0_0, 35, 1;
L_0x1721c10 .part v0x1811dd0_0, 34, 1;
L_0x1db6690 .part v0x1811dd0_0, 33, 1;
L_0x1db6730 .part v0x1811dd0_0, 32, 1;
L_0x1db67d0 .part v0x1811dd0_0, 31, 1;
L_0x1959eb0 .part v0x1811dd0_0, 30, 1;
L_0x1bb49a0 .part v0x1811dd0_0, 29, 1;
L_0x1bb4a40 .part v0x1811dd0_0, 28, 1;
L_0x1bb4b50 .part v0x1811dd0_0, 27, 1;
L_0x1bb4bf0 .part v0x1811dd0_0, 26, 1;
L_0x1bb4c90 .part v0x1811dd0_0, 25, 1;
L_0x1bb4d30 .part v0x1811dd0_0, 24, 1;
L_0x1b7ffa0 .part v0x1811dd0_0, 23, 1;
L_0x1959da0 .part v0x1811dd0_0, 22, 1;
L_0x1b802f0 .part v0x1811dd0_0, 21, 1;
L_0x1b89080 .part v0x1811dd0_0, 20, 1;
L_0x1b80250 .part v0x1811dd0_0, 19, 1;
L_0x1b891d0 .part v0x1811dd0_0, 18, 1;
L_0x1b89120 .part v0x1811dd0_0, 17, 1;
L_0x1b89330 .part v0x1811dd0_0, 16, 1;
L_0x1b89270 .part v0x1811dd0_0, 15, 1;
L_0x1b9b330 .part v0x1811dd0_0, 14, 1;
L_0x1b9b3d0 .part v0x1811dd0_0, 13, 1;
L_0x1b9b470 .part v0x1811dd0_0, 12, 1;
L_0x1b893d0 .part v0x1811dd0_0, 11, 1;
L_0x1b9b600 .part v0x1811dd0_0, 10, 1;
L_0x1b9b510 .part v0x1811dd0_0, 9, 1;
L_0x1b921d0 .part v0x1811dd0_0, 8, 1;
L_0x1b92270 .part v0x1811dd0_0, 7, 1;
L_0x1dc74c0 .part v0x1811dd0_0, 6, 1;
L_0x1b80160 .part v0x1811dd0_0, 5, 1;
L_0x1b9b6a0 .part v0x1811dd0_0, 4, 1;
L_0x1b80040 .part v0x1811dd0_0, 3, 1;
L_0x1b92440 .part v0x1811dd0_0, 2, 1;
L_0x1b92310 .part v0x1811dd0_0, 1, 1;
L_0x1b79140 .part v0x1811dd0_0, 0, 1;
L_0x1b791e0 .concat [ 1 1 1 0], L_0x170b910, L_0x170c050, L_0x170dc00;
LS_0x1b793c0_0_0 .concat [ 1 1 1 1], L_0x7f13eec711c8, L_0x7f13eec71180, L_0x1709a30, L_0x7f13eec71138;
LS_0x1b793c0_0_4 .concat [ 1 0 0 0], L_0x7f13eec710f0;
L_0x1b793c0 .concat [ 4 1 0 0], LS_0x1b793c0_0_0, LS_0x1b793c0_0_4;
LS_0x1b72340_0_0 .concat [ 1 1 1 1], L_0x7f13eec71330, L_0x7f13eec712e8, L_0x170f6d0, L_0x7f13eec712a0;
LS_0x1b72340_0_4 .concat [ 1 0 0 0], L_0x7f13eec71258;
L_0x1b72340 .concat [ 4 1 0 0], LS_0x1b72340_0_0, LS_0x1b72340_0_4;
LS_0x1acac90_0_0 .concat [ 1 1 1 1], L_0x7f13eec71528, L_0x18abe70, L_0x7f13eec714e0, L_0x7f13eec71498;
LS_0x1acac90_0_4 .concat [ 1 0 0 0], L_0x7f13eec71450;
L_0x1acac90 .concat [ 4 1 0 0], LS_0x1acac90_0_0, LS_0x1acac90_0_4;
LS_0x1aad930_0_0 .concat [ 1 1 1 1], L_0x7f13eec71690, L_0x7f13eec71648, L_0x170fe10, L_0x7f13eec71600;
LS_0x1aad930_0_4 .concat [ 1 0 0 0], L_0x7f13eec715b8;
L_0x1aad930 .concat [ 4 1 0 0], LS_0x1aad930_0_0, LS_0x1aad930_0_4;
LS_0x1aadc40_0_0 .concat [ 1 1 1 1], L_0x7f13eec717f8, L_0x7f13eec717b0, L_0x1707f60, L_0x7f13eec71768;
LS_0x1aadc40_0_4 .concat [ 1 0 0 0], L_0x7f13eec71720;
L_0x1aadc40 .concat [ 4 1 0 0], LS_0x1aadc40_0_0, LS_0x1aadc40_0_4;
LS_0x19b1d70_0_0 .concat [ 1 1 1 1], L_0x7f13eec71960, L_0x176bb70, L_0x7f13eec71918, L_0x7f13eec718d0;
LS_0x19b1d70_0_4 .concat [ 1 0 0 0], L_0x7f13eec71888;
L_0x19b1d70 .concat [ 4 1 0 0], LS_0x19b1d70_0_0, LS_0x19b1d70_0_4;
LS_0x1806ee0_0_0 .concat [ 1 1 1 1], L_0x7f13eec71ac8, L_0x176c5b0, L_0x7f13eec71a80, L_0x7f13eec71a38;
LS_0x1806ee0_0_4 .concat [ 1 0 0 0], L_0x7f13eec719f0;
L_0x1806ee0 .concat [ 4 1 0 0], LS_0x1806ee0_0_0, LS_0x1806ee0_0_4;
LS_0x19b19e0_0_0 .concat [ 1 1 1 1], L_0x7f13eec71c30, L_0x16fa120, L_0x7f13eec71be8, L_0x7f13eec71ba0;
LS_0x19b19e0_0_4 .concat [ 1 0 0 0], L_0x7f13eec71b58;
L_0x19b19e0 .concat [ 4 1 0 0], LS_0x19b19e0_0_0, LS_0x19b19e0_0_4;
LS_0x19cbbe0_0_0 .concat [ 1 1 1 1], L_0x7f13eec71d98, L_0x177fab0, L_0x7f13eec71d50, L_0x7f13eec71d08;
LS_0x19cbbe0_0_4 .concat [ 1 0 0 0], L_0x7f13eec71cc0;
L_0x19cbbe0 .concat [ 4 1 0 0], LS_0x19cbbe0_0_0, LS_0x19cbbe0_0_4;
LS_0x1978530_0_0 .concat [ 1 1 1 1], L_0x7f13eec71f00, L_0x1780280, L_0x7f13eec71eb8, L_0x7f13eec71e70;
LS_0x1978530_0_4 .concat [ 1 0 0 0], L_0x7f13eec71e28;
L_0x1978530 .concat [ 4 1 0 0], LS_0x1978530_0_0, LS_0x1978530_0_4;
LS_0x18ca360_0_0 .concat [ 1 1 1 1], L_0x7f13eec72068, L_0x1780ce0, L_0x7f13eec72020, L_0x7f13eec71fd8;
LS_0x18ca360_0_4 .concat [ 1 0 0 0], L_0x7f13eec71f90;
L_0x18ca360 .concat [ 4 1 0 0], LS_0x18ca360_0_0, LS_0x18ca360_0_4;
LS_0x1978390_0_0 .concat [ 1 1 1 1], L_0x7f13eec721d0, L_0x7f13eec72188, L_0x7f13eec72140, L_0x1700670;
LS_0x1978390_0_4 .concat [ 1 0 0 0], L_0x7f13eec720f8;
L_0x1978390 .concat [ 4 1 0 0], LS_0x1978390_0_0, LS_0x1978390_0_4;
LS_0x19b1c90_0_0 .concat [ 1 1 1 1], L_0x7f13eec72338, L_0x7f13eec722f0, L_0x7f13eec722a8, L_0x1700d80;
LS_0x19b1c90_0_4 .concat [ 1 0 0 0], L_0x7f13eec72260;
L_0x19b1c90 .concat [ 4 1 0 0], LS_0x19b1c90_0_0, LS_0x19b1c90_0_4;
LS_0x1abd3b0_0_0 .concat [ 1 1 1 1], L_0x7f13eec724a0, L_0x1bacaf0, L_0x7f13eec72458, L_0x7f13eec72410;
LS_0x1abd3b0_0_4 .concat [ 1 0 0 0], L_0x7f13eec723c8;
L_0x1abd3b0 .concat [ 4 1 0 0], LS_0x1abd3b0_0_0, LS_0x1abd3b0_0_4;
S_0x1db7600 .scope module, "RS_DSP_MULT_REGIN_mul2[1]" "DSP38" 5 1479, 6 10 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "A";
    .port_info 1 /INPUT 18 "B";
    .port_info 2 /INPUT 6 "ACC_FIR";
    .port_info 3 /OUTPUT 38 "Z";
    .port_info 4 /OUTPUT 18 "DLY_B";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /INPUT 3 "FEEDBACK";
    .port_info 8 /INPUT 1 "LOAD_ACC";
    .port_info 9 /INPUT 1 "SATURATE";
    .port_info 10 /INPUT 6 "SHIFT_RIGHT";
    .port_info 11 /INPUT 1 "ROUND";
    .port_info 12 /INPUT 1 "SUBTRACT";
    .port_info 13 /INPUT 1 "UNSIGNED_A";
    .port_info 14 /INPUT 1 "UNSIGNED_B";
P_0x1dc6d40 .param/l "COEFF_0" 0 6 12, C4<00000000000000000000>;
P_0x1dc6d80 .param/l "COEFF_1" 0 6 13, C4<00000000000000000000>;
P_0x1dc6dc0 .param/l "COEFF_2" 0 6 14, C4<00000000000000000000>;
P_0x1dc6e00 .param/l "COEFF_3" 0 6 15, C4<00000000000000000000>;
P_0x1dc6e40 .param/str "DSP_MODE" 0 6 11, "MULTIPLY";
P_0x1dc6e80 .param/str "INPUT_REG_EN" 0 6 17, "TRUE";
P_0x1dc6ec0 .param/str "OUTPUT_REG_EN" 0 6 16, "FALSE";
v0x18cbc60_0 .net "A", 19 0, L_0x19a8e00;  1 drivers
o0x7f13eecba348 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x18caf70_0 .net "ACC_FIR", 5 0, o0x7f13eecba348;  0 drivers
v0x18cc250_0 .net "B", 17 0, L_0x19a8f50;  1 drivers
v0x18cc3c0_0 .net "CLK", 0 0, L_0x18a28a0;  alias, 1 drivers
v0x18cc530_0 .var "DLY_B", 17 0;
v0x18cc6a0_0 .net "FEEDBACK", 2 0, L_0x1b791e0;  1 drivers
o0x7f13eecba438 .functor BUFZ 1, C4<z>; HiZ drive
v0x18cc810_0 .net "LOAD_ACC", 0 0, o0x7f13eecba438;  0 drivers
v0x18cc980_0 .net "RESET", 0 0, L_0x17f8250;  alias, 1 drivers
o0x7f13eecba498 .functor BUFZ 1, C4<z>; HiZ drive
v0x18ccaf0_0 .net "ROUND", 0 0, o0x7f13eecba498;  0 drivers
o0x7f13eecba4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x18ccc60_0 .net "SATURATE", 0 0, o0x7f13eecba4c8;  0 drivers
o0x7f13eecba4f8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x18ccdd0_0 .net "SHIFT_RIGHT", 5 0, o0x7f13eecba4f8;  0 drivers
o0x7f13eecba528 .functor BUFZ 1, C4<z>; HiZ drive
v0x18ccf40_0 .net "SUBTRACT", 0 0, o0x7f13eecba528;  0 drivers
v0x18cb670_0 .net "UNSIGNED_A", 0 0, L_0x16f8240;  alias, 1 drivers
v0x18cb7e0_0 .net "UNSIGNED_B", 0 0, L_0x16f8570;  alias, 1 drivers
v0x18cd0b0_0 .net "Z", 37 0, v0x1811dd0_0;  1 drivers
v0x18cd220_0 .var "a_int", 19 0;
v0x18cb950_0 .var "a_reg", 19 0;
v0x18cd390_0 .var "acc_fir_int", 5 0;
v0x18cd500_0 .var "acc_fir_reg", 5 0;
v0x18cd670_0 .var/s "accumulator", 63 0;
v0x18cd7e0_0 .var/s "add_sub_in", 63 0;
v0x19794b0_0 .var/s "add_sub_out", 63 0;
v0x1979300_0 .var "b_int", 17 0;
v0x1979620_0 .var "b_reg", 17 0;
v0x19ccb30_0 .var "feedback_int", 2 0;
v0x19cda50_0 .var "feedback_reg", 2 0;
v0x19ccca0_0 .var "load_acc_int", 0 0;
v0x19cdbc0_0 .var "load_acc_reg", 0 0;
v0x19cc850_0 .var "mult_a", 19 0;
v0x19cd770_0 .var "mult_b", 17 0;
v0x19cc9c0_0 .var/s "mult_out", 63 0;
v0x19cd8e0_0 .var/s "pre_shift", 63 0;
v0x180bbf0_0 .var/s "round", 63 0;
v0x180c160_0 .var "round_int", 0 0;
v0x180c6d0_0 .var "round_reg1", 0 0;
v0x180cc40_0 .var "round_reg2", 0 0;
v0x180d1b0_0 .var/s "saturate", 37 0;
v0x180d720_0 .var "saturate_int", 0 0;
v0x180dc90_0 .var "saturate_reg1", 0 0;
v0x180e200_0 .var "saturate_reg2", 0 0;
v0x180e770_0 .var/s "shift_right", 63 0;
v0x180ece0_0 .var "shift_right_int", 5 0;
v0x180f250_0 .var "shift_right_reg1", 5 0;
v0x180f7c0_0 .var "shift_right_reg2", 5 0;
v0x180fd30_0 .var "subtract_int", 0 0;
v0x18102a0_0 .var "subtract_reg", 0 0;
v0x1810810_0 .var "unsigned_a_int", 0 0;
v0x1810d80_0 .var "unsigned_a_reg", 0 0;
v0x18112f0_0 .var "unsigned_b_int", 0 0;
v0x1811860_0 .var "unsigned_b_reg", 0 0;
v0x1811dd0_0 .var "z_out", 37 0;
v0x1812340_0 .var "z_out_reg", 37 0;
E_0x1becd90 .event anyedge, v0x18caf70_0;
E_0x1becdd0 .event posedge, v0x18cc980_0, v0x18cc3c0_0;
E_0x1bff890/0 .event anyedge, v0x19794b0_0, v0x19cd8e0_0, v0x180ece0_0, v0x180c160_0;
E_0x1bff890/1 .event anyedge, v0x180e770_0, v0x180d720_0, v0x1810810_0, v0x18112f0_0;
E_0x1bff890/2 .event anyedge, v0x180bbf0_0, v0x19cc9c0_0;
E_0x1bff890 .event/or E_0x1bff890/0, E_0x1bff890/1, E_0x1bff890/2;
E_0x1becf40 .event anyedge, v0x180fd30_0, v0x18cd7e0_0, v0x19cc9c0_0;
E_0x1becf80 .event anyedge, v0x1810810_0, v0x18112f0_0, v0x19cc850_0, v0x19cd770_0;
E_0x1bffbd0/0 .event anyedge, v0x19ccb30_0, v0x18cd220_0, v0x1979300_0, v0x18cd670_0;
E_0x1bffbd0/1 .event anyedge, v0x1810810_0, v0x18cd390_0;
E_0x1bffbd0 .event/or E_0x1bffbd0/0, E_0x1bffbd0/1;
E_0x1bed130/0 .event anyedge, v0x18cb950_0, v0x1979620_0, v0x18102a0_0, v0x18cd500_0;
E_0x1bed130/1 .event anyedge, v0x19cda50_0, v0x19cdbc0_0, v0x1810d80_0, v0x1811860_0;
E_0x1bed130/2 .event anyedge, v0x180f250_0, v0x180c6d0_0, v0x180dc90_0;
E_0x1bed130 .event/or E_0x1bed130/0, E_0x1bed130/1, E_0x1bed130/2;
S_0x1d3f9c0 .scope module, "dffre_P[0]" "DFFRE" 5 1714, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x18128b0_0 .net "C", 0 0, L_0x18a3ad0;  alias, 1 drivers
v0x1812e20_0 .net "D", 0 0, L_0x17683c0;  alias, 1 drivers
v0x1813390_0 .net "E", 0 0, L_0x17796a0;  alias, 1 drivers
v0x1813900_0 .var "Q", 0 0;
v0x1813e70_0 .net "R", 0 0, L_0x18b1530;  alias, 1 drivers
E_0x1ab7fe0/0 .event negedge, v0x1813e70_0;
E_0x1ab7fe0/1 .event posedge, v0x18128b0_0;
E_0x1ab7fe0 .event/or E_0x1ab7fe0/0, E_0x1ab7fe0/1;
S_0x1d3f610 .scope module, "dffre_P[10]" "DFFRE" 5 1819, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x18143e0_0 .net "C", 0 0, L_0x18a4710;  alias, 1 drivers
v0x1814950_0 .net "D", 0 0, L_0x17d77d0;  alias, 1 drivers
v0x1814ec0_0 .net "E", 0 0, L_0x1749fd0;  alias, 1 drivers
v0x1815430_0 .var "Q", 0 0;
v0x18159a0_0 .net "R", 0 0, L_0x18b23e0;  alias, 1 drivers
E_0x1bc5970/0 .event negedge, v0x18159a0_0;
E_0x1bc5970/1 .event posedge, v0x18143e0_0;
E_0x1bc5970 .event/or E_0x1bc5970/0, E_0x1bc5970/1;
S_0x1d3f260 .scope module, "dffre_P[11]" "DFFRE" 5 1673, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1815f10_0 .net "C", 0 0, L_0x18a6140;  alias, 1 drivers
v0x1816480_0 .net "D", 0 0, L_0x17d7960;  alias, 1 drivers
v0x18169f0_0 .net "E", 0 0, L_0x17380a0;  alias, 1 drivers
v0x1816f60_0 .var "Q", 0 0;
v0x18174d0_0 .net "R", 0 0, L_0x18b2010;  alias, 1 drivers
E_0x1bd4970/0 .event negedge, v0x18174d0_0;
E_0x1bd4970/1 .event posedge, v0x1815f10_0;
E_0x1bd4970 .event/or E_0x1bd4970/0, E_0x1bd4970/1;
S_0x1d3eeb0 .scope module, "dffre_P[12]" "DFFRE" 5 1664, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1817a40_0 .net "C", 0 0, L_0x18a37a0;  alias, 1 drivers
v0x1817fb0_0 .net "D", 0 0, L_0x17d7aa0;  alias, 1 drivers
v0x1818520_0 .net "E", 0 0, L_0x1737d70;  alias, 1 drivers
v0x1818a90_0 .var "Q", 0 0;
v0x1819000_0 .net "R", 0 0, L_0x18a9a70;  alias, 1 drivers
E_0x18cb3f0/0 .event negedge, v0x1819000_0;
E_0x18cb3f0/1 .event posedge, v0x1817a40_0;
E_0x18cb3f0 .event/or E_0x18cb3f0/0, E_0x18cb3f0/1;
S_0x1d3eb00 .scope module, "dffre_P[13]" "DFFRE" 5 1655, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1819570_0 .net "C", 0 0, L_0x18a8db0;  alias, 1 drivers
v0x1819ae0_0 .net "D", 0 0, L_0x17e3d70;  alias, 1 drivers
v0x181a050_0 .net "E", 0 0, L_0x1737a40;  alias, 1 drivers
v0x181a730_0 .var "Q", 0 0;
v0x181a880_0 .net "R", 0 0, L_0x18a5460;  alias, 1 drivers
E_0x18cdb20/0 .event negedge, v0x181a880_0;
E_0x18cdb20/1 .event posedge, v0x1819570_0;
E_0x18cdb20 .event/or E_0x18cdb20/0, E_0x18cdb20/1;
S_0x1d353d0 .scope module, "dffre_P[14]" "DFFRE" 5 1646, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x181a9d0_0 .net "C", 0 0, L_0x18a34a0;  alias, 1 drivers
v0x181bcb0_0 .net "D", 0 0, L_0x17e1570;  alias, 1 drivers
v0x181be00_0 .net "E", 0 0, L_0x1737660;  alias, 1 drivers
v0x181bf50_0 .var "Q", 0 0;
v0x181d230_0 .net "R", 0 0, L_0x18a5320;  alias, 1 drivers
E_0x18d1dd0/0 .event negedge, v0x181d230_0;
E_0x18d1dd0/1 .event posedge, v0x181a9d0_0;
E_0x18d1dd0 .event/or E_0x18d1dd0/0, E_0x18d1dd0/1;
S_0x1d3e750 .scope module, "dffre_P[15]" "DFFRE" 5 1637, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x181d380_0 .net "C", 0 0, L_0x18a3330;  alias, 1 drivers
v0x181d4d0_0 .net "D", 0 0, L_0x17e1d70;  alias, 1 drivers
v0x181e7b0_0 .net "E", 0 0, L_0x16fc2b0;  alias, 1 drivers
v0x181e900_0 .var "Q", 0 0;
v0x181ea50_0 .net "R", 0 0, L_0x18a9740;  alias, 1 drivers
E_0x18ce320/0 .event negedge, v0x181ea50_0;
E_0x18ce320/1 .event posedge, v0x181d380_0;
E_0x18ce320 .event/or E_0x18ce320/0, E_0x18ce320/1;
S_0x1d3e3a0 .scope module, "dffre_P[16]" "DFFRE" 5 1628, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x181fd30_0 .net "C", 0 0, L_0x18a7630;  alias, 1 drivers
v0x181fe80_0 .net "D", 0 0, L_0x17f3d90;  alias, 1 drivers
v0x181ffd0_0 .net "E", 0 0, L_0x16fbf80;  alias, 1 drivers
v0x18212b0_0 .var "Q", 0 0;
v0x1821400_0 .net "R", 0 0, L_0x18a4eb0;  alias, 1 drivers
E_0x18cf1e0/0 .event negedge, v0x1821400_0;
E_0x18cf1e0/1 .event posedge, v0x181fd30_0;
E_0x18cf1e0 .event/or E_0x18cf1e0/0, E_0x18cf1e0/1;
S_0x1d3dff0 .scope module, "dffre_P[17]" "DFFRE" 5 1619, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1821550_0 .net "C", 0 0, L_0x18a5a10;  alias, 1 drivers
v0x1822830_0 .net "D", 0 0, L_0x17f3f10;  alias, 1 drivers
v0x1822980_0 .net "E", 0 0, L_0x16fbb70;  alias, 1 drivers
v0x1aa4390_0 .var "Q", 0 0;
v0x1921390_0 .net "R", 0 0, L_0x1ba4860;  alias, 1 drivers
E_0x18cf510/0 .event negedge, v0x1921390_0;
E_0x18cf510/1 .event posedge, v0x1821550_0;
E_0x18cf510 .event/or E_0x18cf510/0, E_0x18cf510/1;
S_0x1d3dc40 .scope module, "dffre_P[18]" "DFFRE" 5 1610, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x19216c0_0 .net "C", 0 0, L_0x1921270;  alias, 1 drivers
v0x19a9050_0 .net "D", 0 0, L_0x17f3b50;  alias, 1 drivers
v0x19b8bc0_0 .net "E", 0 0, L_0x173d160;  alias, 1 drivers
v0x1a296f0_0 .var "Q", 0 0;
v0x193d4d0_0 .net "R", 0 0, L_0x18a4d40;  alias, 1 drivers
E_0x197e250/0 .event negedge, v0x193d4d0_0;
E_0x197e250/1 .event posedge, v0x19216c0_0;
E_0x197e250 .event/or E_0x197e250/0, E_0x197e250/1;
S_0x1d3d890 .scope module, "dffre_P[1]" "DFFRE" 5 1842, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x193d6e0_0 .net "C", 0 0, L_0x18a90e0;  alias, 1 drivers
v0x1aaf7b0_0 .net "D", 0 0, L_0x1760d50;  alias, 1 drivers
v0x1aafa00_0 .net "E", 0 0, L_0x174a300;  alias, 1 drivers
v0x1a66250_0 .var "Q", 0 0;
v0x19b15e0_0 .net "R", 0 0, L_0x18b27e0;  alias, 1 drivers
E_0x197f020/0 .event negedge, v0x19b15e0_0;
E_0x197f020/1 .event posedge, v0x193d6e0_0;
E_0x197f020 .event/or E_0x197f020/0, E_0x197f020/1;
S_0x1d3d4e0 .scope module, "dffre_P[2]" "DFFRE" 5 1755, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1a64fe0_0 .net "C", 0 0, L_0x18a4270;  alias, 1 drivers
v0x18fd670_0 .net "D", 0 0, L_0x17613b0;  alias, 1 drivers
v0x193aa00_0 .net "E", 0 0, L_0x1749500;  alias, 1 drivers
v0x19b0400_0 .var "Q", 0 0;
v0x1947230_0 .net "R", 0 0, L_0x18a9da0;  alias, 1 drivers
E_0x19806d0/0 .event negedge, v0x1947230_0;
E_0x19806d0/1 .event posedge, v0x1a64fe0_0;
E_0x19806d0 .event/or E_0x19806d0/0, E_0x19806d0/1;
S_0x1d3d130 .scope module, "dffre_P[32]" "DFFRE" 5 1601, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1940dd0_0 .net "C", 0 0, L_0x18a3000;  alias, 1 drivers
v0x1940fe0_0 .net "D", 0 0, L_0x17f5400;  alias, 1 drivers
v0x1975cd0_0 .net "E", 0 0, L_0x173ce30;  alias, 1 drivers
v0x1975a80_0 .var "Q", 0 0;
v0x18fe150_0 .net "R", 0 0, L_0x18a51b0;  alias, 1 drivers
E_0x1980fc0/0 .event negedge, v0x18fe150_0;
E_0x1980fc0/1 .event posedge, v0x1940dd0_0;
E_0x1980fc0 .event/or E_0x1980fc0/0, E_0x1980fc0/1;
S_0x1d3cd80 .scope module, "dffre_P[33]" "DFFRE" 5 1592, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x18fdfd0_0 .net "C", 0 0, L_0x18a2600;  alias, 1 drivers
v0x18fe2a0_0 .net "D", 0 0, L_0x17f86e0;  alias, 1 drivers
v0x1a2d780_0 .net "E", 0 0, L_0x1bbd080;  alias, 1 drivers
v0x1a2e250_0 .var "Q", 0 0;
v0x1a2d610_0 .net "R", 0 0, L_0x18a8980;  alias, 1 drivers
E_0x197a800/0 .event negedge, v0x1a2d610_0;
E_0x197a800/1 .event posedge, v0x18fdfd0_0;
E_0x197a800 .event/or E_0x197a800/0, E_0x197a800/1;
S_0x1d3c9d0 .scope module, "dffre_P[34]" "DFFRE" 5 1583, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1a2e0e0_0 .net "C", 0 0, L_0x18a2750;  alias, 1 drivers
v0x1a2d8d0_0 .net "D", 0 0, L_0x17f57b0;  alias, 1 drivers
v0x1a2e3a0_0 .net "E", 0 0, L_0x173cb00;  alias, 1 drivers
v0x194cae0_0 .var "Q", 0 0;
v0x194dbd0_0 .net "R", 0 0, L_0x18a6fa0;  alias, 1 drivers
E_0x197d9e0/0 .event negedge, v0x194dbd0_0;
E_0x197d9e0/1 .event posedge, v0x1a2e0e0_0;
E_0x197d9e0 .event/or E_0x197d9e0/0, E_0x197d9e0/1;
S_0x1d3c620 .scope module, "dffre_P[35]" "DFFRE" 5 1574, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1a66b60_0 .net "C", 0 0, L_0x18a2360;  alias, 1 drivers
v0x1a68800_0 .net "D", 0 0, L_0x17f5ae0;  alias, 1 drivers
v0x1ab9880_0 .net "E", 0 0, L_0x173c720;  alias, 1 drivers
v0x1aba090_0 .var "Q", 0 0;
v0x1920910_0 .net "R", 0 0, L_0x18a4a10;  alias, 1 drivers
E_0x197c160/0 .event negedge, v0x1920910_0;
E_0x197c160/1 .event posedge, v0x1a66b60_0;
E_0x197c160 .event/or E_0x197c160/0, E_0x197c160/1;
S_0x1d35020 .scope module, "dffre_P[36]" "DFFRE" 5 1682, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1826300_0 .net "C", 0 0, L_0x18a7ca0;  alias, 1 drivers
v0x1826470_0 .net "D", 0 0, L_0x17f7520;  alias, 1 drivers
v0x18265e0_0 .net "E", 0 0, L_0x1779120;  alias, 1 drivers
v0x1826750_0 .var "Q", 0 0;
v0x18268c0_0 .net "R", 0 0, L_0x18b0630;  alias, 1 drivers
E_0x1984640/0 .event negedge, v0x18268c0_0;
E_0x1984640/1 .event posedge, v0x1826300_0;
E_0x1984640 .event/or E_0x1984640/0, E_0x1984640/1;
S_0x1d3c270 .scope module, "dffre_P[37]" "DFFRE" 5 1691, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x187d3d0_0 .net "C", 0 0, L_0x18a3f40;  alias, 1 drivers
v0x187d6d0_0 .net "D", 0 0, L_0x17f7910;  alias, 1 drivers
v0x187d840_0 .net "E", 0 0, L_0x1779530;  alias, 1 drivers
v0x187d9b0_0 .var "Q", 0 0;
v0x18fb550_0 .net "R", 0 0, L_0x18aab50;  alias, 1 drivers
E_0x1982320/0 .event negedge, v0x18fb550_0;
E_0x1982320/1 .event posedge, v0x187d3d0_0;
E_0x1982320 .event/or E_0x1982320/0, E_0x1982320/1;
S_0x1d3bec0 .scope module, "dffre_P[3]" "DFFRE" 5 1764, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x17028f0_0 .net "C", 0 0, L_0x18a6870;  alias, 1 drivers
v0x1702bd0_0 .net "D", 0 0, L_0x17dfb10;  alias, 1 drivers
v0x1702a60_0 .net "E", 0 0, L_0x1749790;  alias, 1 drivers
v0x1702d40_0 .var "Q", 0 0;
v0x1705130_0 .net "R", 0 0, L_0x18b2ec0;  alias, 1 drivers
E_0x19818a0/0 .event negedge, v0x1705130_0;
E_0x19818a0/1 .event posedge, v0x17028f0_0;
E_0x19818a0 .event/or E_0x19818a0/0, E_0x19818a0/1;
S_0x1d3bb10 .scope module, "dffre_P[4]" "DFFRE" 5 1773, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1705410_0 .net "C", 0 0, L_0x18a8310;  alias, 1 drivers
v0x17052a0_0 .net "D", 0 0, L_0x17dfe40;  alias, 1 drivers
v0x1705580_0 .net "E", 0 0, L_0x17498c0;  alias, 1 drivers
v0x17462c0_0 .var "Q", 0 0;
v0x17465a0_0 .net "R", 0 0, L_0x18b09f0;  alias, 1 drivers
E_0x199ed70/0 .event negedge, v0x17465a0_0;
E_0x199ed70/1 .event posedge, v0x1705410_0;
E_0x199ed70 .event/or E_0x199ed70/0, E_0x199ed70/1;
S_0x1d3b760 .scope module, "dffre_P[5]" "DFFRE" 5 1723, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1746430_0 .net "C", 0 0, L_0x18a3c40;  alias, 1 drivers
v0x1746710_0 .net "D", 0 0, L_0x17dd3a0;  alias, 1 drivers
v0x1718890_0 .net "E", 0 0, L_0x1779810;  alias, 1 drivers
v0x1718b70_0 .var "Q", 0 0;
v0x1718a00_0 .net "R", 0 0, L_0x18ab810;  alias, 1 drivers
E_0x19d8120/0 .event negedge, v0x1718a00_0;
E_0x19d8120/1 .event posedge, v0x1746430_0;
E_0x19d8120 .event/or E_0x19d8120/0, E_0x19d8120/1;
S_0x1d3b3b0 .scope module, "dffre_P[6]" "DFFRE" 5 1732, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1718ce0_0 .net "C", 0 0, L_0x18a9410;  alias, 1 drivers
v0x17161d0_0 .net "D", 0 0, L_0x17dd6d0;  alias, 1 drivers
v0x17164b0_0 .net "E", 0 0, L_0x1779ae0;  alias, 1 drivers
v0x1716340_0 .var "Q", 0 0;
v0x1716620_0 .net "R", 0 0, L_0x18b1930;  alias, 1 drivers
E_0x19f7dc0/0 .event negedge, v0x1716620_0;
E_0x19f7dc0/1 .event posedge, v0x1718ce0_0;
E_0x19f7dc0 .event/or E_0x19f7dc0/0, E_0x19f7dc0/1;
S_0x1d3b000 .scope module, "dffre_P[7]" "DFFRE" 5 1888, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x179e180_0 .net "C", 0 0, L_0x18a2ca0;  alias, 1 drivers
v0x179fb10_0 .net "D", 0 0, L_0x17da490;  alias, 1 drivers
v0x17917c0_0 .net "E", 0 0, L_0x1768090;  alias, 1 drivers
v0x1791370_0 .var "Q", 0 0;
v0x17914e0_0 .net "R", 0 0, L_0x18b3c20;  alias, 1 drivers
E_0x19f7630/0 .event negedge, v0x17914e0_0;
E_0x19f7630/1 .event posedge, v0x179e180_0;
E_0x19f7630 .event/or E_0x19f7630/0, E_0x19f7630/1;
S_0x1d3ac50 .scope module, "dffre_P[8]" "DFFRE" 5 1879, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x1791650_0 .net "C", 0 0, L_0x18a2b60;  alias, 1 drivers
v0x1791200_0 .net "D", 0 0, L_0x17da930;  alias, 1 drivers
v0x1790f20_0 .net "E", 0 0, L_0x1767cb0;  alias, 1 drivers
v0x1791090_0 .var "Q", 0 0;
v0x178e500_0 .net "R", 0 0, L_0x18aa0d0;  alias, 1 drivers
E_0x19d9250/0 .event negedge, v0x178e500_0;
E_0x19d9250/1 .event posedge, v0x1791650_0;
E_0x19d9250 .event/or E_0x19d9250/0, E_0x19d9250/1;
S_0x1d3a8a0 .scope module, "dffre_P[9]" "DFFRE" 5 1810, 7 11 1, S_0x1dc01d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /OUTPUT 1 "Q";
v0x178e670_0 .net "C", 0 0, L_0x18a45a0;  alias, 1 drivers
v0x178ddd0_0 .net "D", 0 0, L_0x17da7f0;  alias, 1 drivers
v0x178df40_0 .net "E", 0 0, L_0x1749ca0;  alias, 1 drivers
v0x178e0b0_0 .var "Q", 0 0;
v0x178daf0_0 .net "R", 0 0, L_0x18ab1b0;  alias, 1 drivers
E_0x19f9520/0 .event negedge, v0x178daf0_0;
E_0x19f9520/1 .event posedge, v0x178e670_0;
E_0x19f9520 .event/or E_0x19f9520/0, E_0x19f9520/1;
S_0x1d3a4f0 .scope module, "lut_$abc$227$auto$rtlil.cc:2384:Not$22" "LUT_K" 5 1830, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1a36570 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1a365b0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000001>;
P_0x1a365f0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1a36630 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x178e220_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71408;  1 drivers
v0x178e390_0 .net "in", 4 0, L_0x1acac90;  1 drivers
v0x178dc60_0 .net "out", 0 0, L_0x1acaae0;  alias, 1 drivers
L_0x1acaae0 .part/v L_0x7f13eec71408, L_0x1acac90, 1;
S_0x1d3a140 .scope module, "lut_$false" "LUT_K" 5 1798, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1a6c7d0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1a6c810 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000000>;
P_0x1a6c850 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1a6c890 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x178ec30_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71378;  1 drivers
L_0x7f13eec713c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x178eda0_0 .net "in", 4 0, L_0x7f13eec713c0;  1 drivers
v0x178eac0_0 .net "out", 0 0, L_0x1b72560;  alias, 1 drivers
L_0x1b72560 .part/v L_0x7f13eec71378, L_0x7f13eec713c0, 1;
S_0x1d34c70 .scope module, "lut_$true" "LUT_K" 5 1702, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d76fa0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d76fe0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000001>;
P_0x1d77020 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d77060 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x178e7e0_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71018;  1 drivers
L_0x7f13eec71060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x178e950_0 .net "in", 4 0, L_0x7f13eec71060;  1 drivers
v0x178ba00_0 .net "out", 0 0, L_0x1b79280;  alias, 1 drivers
L_0x1b79280 .part/v L_0x7f13eec71018, L_0x7f13eec71060, 1;
S_0x1d39d90 .scope module, "lut_P[19]" "LUT_K" 5 1743, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d9fe20 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d9fe60 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000010000>;
P_0x1d9fea0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d9fee0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec710a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x178b720_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec710a8;  1 drivers
v0x178bb70_0 .net "in", 4 0, L_0x1b793c0;  1 drivers
v0x178bce0_0 .net "out", 0 0, L_0x1b79320;  alias, 1 drivers
L_0x1b79320 .part/v L_0x7f13eec710a8, L_0x1b793c0, 1;
S_0x1d399e0 .scope module, "lut_P[20]" "LUT_K" 5 1955, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1db5510 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1db5550 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1db5590 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1db55d0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71de0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x178b890_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71de0;  1 drivers
v0x178c2a0_0 .net "in", 4 0, L_0x1978530;  1 drivers
v0x178c410_0 .net "out", 0 0, L_0x19cb920;  alias, 1 drivers
L_0x19cb920 .part/v L_0x7f13eec71de0, L_0x1978530, 1;
S_0x1d39630 .scope module, "lut_P[21]" "LUT_K" 5 2011, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d98c40 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d98c80 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1d98cc0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d98d00 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec72380 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x178c130_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec72380;  1 drivers
v0x178be50_0 .net "in", 4 0, L_0x1abd3b0;  1 drivers
v0x178bfc0_0 .net "out", 0 0, L_0x1abd280;  alias, 1 drivers
L_0x1abd280 .part/v L_0x7f13eec72380, L_0x1abd3b0, 1;
S_0x1d39280 .scope module, "lut_P[22]" "LUT_K" 5 1997, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x19fb2c0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x19fb300 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000100000000>;
P_0x19fb340 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x19fb380 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec72218 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x17863e0_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec72218;  1 drivers
v0x1786270_0 .net "in", 4 0, L_0x19b1c90;  1 drivers
v0x1776470_0 .net "out", 0 0, L_0x19b1b60;  alias, 1 drivers
L_0x19b1b60 .part/v L_0x7f13eec72218, L_0x19b1c90, 1;
S_0x1d38ed0 .scope module, "lut_P[23]" "LUT_K" 5 1983, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1da02e0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1da0320 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000100000000>;
P_0x1da0360 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1da03a0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec720b0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x1776300_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec720b0;  1 drivers
v0x1713b10_0 .net "in", 4 0, L_0x1978390;  1 drivers
v0x1713df0_0 .net "out", 0 0, L_0x18ca5d0;  alias, 1 drivers
L_0x18ca5d0 .part/v L_0x7f13eec720b0, L_0x1978390, 1;
S_0x1d38b20 .scope module, "lut_P[24]" "LUT_K" 5 1913, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d32bd0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d32c10 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1d32c50 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d32c90 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec719a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1713c80_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec719a8;  1 drivers
v0x1713f60_0 .net "in", 4 0, L_0x1806ee0;  1 drivers
v0x1711450_0 .net "out", 0 0, L_0x1acab80;  alias, 1 drivers
L_0x1acab80 .part/v L_0x7f13eec719a8, L_0x1806ee0, 1;
S_0x1d38770 .scope module, "lut_P[25]" "LUT_K" 5 1899, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d83cb0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d83cf0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1d83d30 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d83d70 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71840 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1711730_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71840;  1 drivers
v0x17115c0_0 .net "in", 4 0, L_0x19b1d70;  1 drivers
v0x17118a0_0 .net "out", 0 0, L_0x1b924e0;  alias, 1 drivers
L_0x1b924e0 .part/v L_0x7f13eec71840, L_0x19b1d70, 1;
S_0x1d383c0 .scope module, "lut_P[26]" "LUT_K" 5 1927, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d7c0d0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d7c110 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1d7c150 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d7c190 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x171f4f0_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71b10;  1 drivers
v0x171f7d0_0 .net "in", 4 0, L_0x19b19e0;  1 drivers
v0x171f660_0 .net "out", 0 0, L_0x1807150;  alias, 1 drivers
L_0x1807150 .part/v L_0x7f13eec71b10, L_0x19b19e0, 1;
S_0x1d38010 .scope module, "lut_P[27]" "LUT_K" 5 1941, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1d8d6c0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1d8d700 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1d8d740 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1d8d780 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71c78 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x171f940_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71c78;  1 drivers
v0x171af50_0 .net "in", 4 0, L_0x19cbbe0;  1 drivers
v0x171b230_0 .net "out", 0 0, L_0x19cbab0;  alias, 1 drivers
L_0x19cbab0 .part/v L_0x7f13eec71c78, L_0x19cbbe0, 1;
S_0x1d37c60 .scope module, "lut_P[28]" "LUT_K" 5 1969, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1dc79c0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1dc7a00 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000000100>;
P_0x1dc7a40 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1dc7a80 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x171b0c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71f48;  1 drivers
v0x171b3a0_0 .net "in", 4 0, L_0x18ca360;  1 drivers
v0x17bccc0_0 .net "out", 0 0, L_0x1978760;  alias, 1 drivers
L_0x1978760 .part/v L_0x7f13eec71f48, L_0x18ca360, 1;
S_0x1d348f0 .scope module, "lut_P[29]" "LUT_K" 5 1853, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1dc76a0 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1dc76e0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000010000>;
P_0x1dc7720 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1dc7760 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71570 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x17be3c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71570;  1 drivers
v0x17bfc10_0 .net "in", 4 0, L_0x1aad930;  1 drivers
v0x17c1310_0 .net "out", 0 0, L_0x1aad890;  alias, 1 drivers
L_0x1aad890 .part/v L_0x7f13eec71570, L_0x1aad930, 1;
S_0x1d378b0 .scope module, "lut_P[30]" "LUT_K" 5 1867, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1dc7060 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1dc70a0 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000010000>;
P_0x1dc70e0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1dc7120 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec716d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x17b5370_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec716d8;  1 drivers
v0x170b630_0 .net "in", 4 0, L_0x1aadc40;  1 drivers
v0x170b7a0_0 .net "out", 0 0, L_0x1aadba0;  alias, 1 drivers
L_0x1aadba0 .part/v L_0x7f13eec716d8, L_0x1aadc40, 1;
S_0x1d37500 .scope module, "lut_P[31]" "LUT_K" 5 1784, 8 126 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x1dc6a20 .param/l "K" 0 8 128, +C4<00000000000000000000000000000101>;
P_0x1dc6a60 .param/l "LUT_MASK" 0 8 133, C4<00000000000000000000000000010000>;
P_0x1dc6aa0 .param/l "T1" 0 8 144, +C4<00000000000000000000000000000011>;
P_0x1dc6ae0 .param/l "T2" 0 8 145, +C4<00000000000000000000000000000010>;
L_0x7f13eec71210 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x170d510_0 .net/2u *"_ivl_0", 31 0, L_0x7f13eec71210;  1 drivers
v0x170d680_0 .net "in", 4 0, L_0x1b72340;  1 drivers
v0x1709750_0 .net "out", 0 0, L_0x1b722a0;  alias, 1 drivers
L_0x1b722a0 .part/v L_0x7f13eec71210, L_0x1b72340, 1;
S_0x1d37150 .scope module, "routing_segment_A[0]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_10" "fpga_interconnect" 5 729, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a778f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a77930 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b0db0 .functor BUFZ 1, L_0x184d730, C4<0>, C4<0>, C4<0>;
v0x17098c0_0 .net "datain", 0 0, L_0x184d730;  alias, 1 drivers
v0x170f3f0_0 .net "dataout", 0 0, L_0x18b0db0;  alias, 1 drivers
S_0x1d36da0 .scope module, "routing_segment_A[10]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_0" "fpga_interconnect" 5 779, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a77390 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a773d0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1705e00 .functor BUFZ 1, L_0x184ee10, C4<0>, C4<0>, C4<0>;
v0x170f560_0 .net "datain", 0 0, L_0x184ee10;  alias, 1 drivers
v0x1707870_0 .net "dataout", 0 0, L_0x1705e00;  alias, 1 drivers
S_0x1d369f0 .scope module, "routing_segment_A[11]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_1" "fpga_interconnect" 5 784, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1aa7190 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1aa71d0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178a320 .functor BUFZ 1, L_0x1856b40, C4<0>, C4<0>, C4<0>;
v0x17079e0_0 .net "datain", 0 0, L_0x1856b40;  alias, 1 drivers
v0x176b5b0_0 .net "dataout", 0 0, L_0x178a320;  alias, 1 drivers
S_0x1d36640 .scope module, "routing_segment_A[12]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_2" "fpga_interconnect" 5 789, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x195a130 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x195a170 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178a870 .functor BUFZ 1, L_0x184f140, C4<0>, C4<0>, C4<0>;
v0x176b890_0 .net "datain", 0 0, L_0x184f140;  alias, 1 drivers
v0x176b720_0 .net "dataout", 0 0, L_0x178a870;  alias, 1 drivers
S_0x1d36290 .scope module, "routing_segment_A[13]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_3" "fpga_interconnect" 5 794, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a75690 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a756d0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1746880 .functor BUFZ 1, L_0x1858f70, C4<0>, C4<0>, C4<0>;
v0x176ba00_0 .net "datain", 0 0, L_0x1858f70;  alias, 1 drivers
v0x16f9a30_0 .net "dataout", 0 0, L_0x1746880;  alias, 1 drivers
S_0x1d46100 .scope module, "routing_segment_A[14]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_4" "fpga_interconnect" 5 799, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a76e30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a76e70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1746f90 .functor BUFZ 1, L_0x1850ad0, C4<0>, C4<0>, C4<0>;
v0x16f9ba0_0 .net "datain", 0 0, L_0x1850ad0;  alias, 1 drivers
v0x177f940_0 .net "dataout", 0 0, L_0x1746f90;  alias, 1 drivers
S_0x1d45d50 .scope module, "routing_segment_A[15]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_5" "fpga_interconnect" 5 804, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1982ac0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1982b00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1718e50 .functor BUFZ 1, L_0x1853d50, C4<0>, C4<0>, C4<0>;
v0x17000b0_0 .net "datain", 0 0, L_0x1853d50;  alias, 1 drivers
v0x1700390_0 .net "dataout", 0 0, L_0x1718e50;  alias, 1 drivers
S_0x1d459a0 .scope module, "routing_segment_A[16]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_6" "fpga_interconnect" 5 809, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x195ac30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x195ac70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1719560 .functor BUFZ 1, L_0x184fc10, C4<0>, C4<0>, C4<0>;
v0x1700220_0 .net "datain", 0 0, L_0x184fc10;  alias, 1 drivers
v0x1700500_0 .net "dataout", 0 0, L_0x1719560;  alias, 1 drivers
S_0x1d35ee0 .scope module, "routing_segment_A[17]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_7" "fpga_interconnect" 5 814, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1903350 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1903390 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1716790 .functor BUFZ 1, L_0x18585e0, C4<0>, C4<0>, C4<0>;
v0x16f7cc0_0 .net "datain", 0 0, L_0x18585e0;  alias, 1 drivers
v0x173c160_0 .net "dataout", 0 0, L_0x1716790;  alias, 1 drivers
S_0x1d455f0 .scope module, "routing_segment_A[18]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_8" "fpga_interconnect" 5 819, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x195a6b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x195a6f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1716ea0 .functor BUFZ 1, L_0x1854480, C4<0>, C4<0>, C4<0>;
v0x173c440_0 .net "datain", 0 0, L_0x1854480;  alias, 1 drivers
v0x173c2d0_0 .net "dataout", 0 0, L_0x1716ea0;  alias, 1 drivers
S_0x1d45240 .scope module, "routing_segment_A[19]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_9" "fpga_interconnect" 5 824, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19250e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1925120 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x179e2f0 .functor BUFZ 1, L_0x1850820, C4<0>, C4<0>, C4<0>;
v0x173c5b0_0 .net "datain", 0 0, L_0x1850820;  alias, 1 drivers
v0x16fb890_0 .net "dataout", 0 0, L_0x179e2f0;  alias, 1 drivers
S_0x1d44e90 .scope module, "routing_segment_A[1]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_11" "fpga_interconnect" 5 734, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a77e50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a77e90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b32d0 .functor BUFZ 1, L_0x1857f80, C4<0>, C4<0>, C4<0>;
v0x16fba00_0 .net "datain", 0 0, L_0x1857f80;  alias, 1 drivers
v0x17370a0_0 .net "dataout", 0 0, L_0x18b32d0;  alias, 1 drivers
S_0x1d44ae0 .scope module, "routing_segment_A[2]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_12" "fpga_interconnect" 5 739, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1be48e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1be4920 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b3650 .functor BUFZ 1, L_0x184bbb0, C4<0>, C4<0>, C4<0>;
v0x1737380_0 .net "datain", 0 0, L_0x184bbb0;  alias, 1 drivers
v0x1737210_0 .net "dataout", 0 0, L_0x18b3650;  alias, 1 drivers
S_0x1d44730 .scope module, "routing_segment_A[3]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_13" "fpga_interconnect" 5 744, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a75d00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a75d40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b49a0 .functor BUFZ 1, L_0x184be30, C4<0>, C4<0>, C4<0>;
v0x1748de0_0 .net "datain", 0 0, L_0x184be30;  alias, 1 drivers
v0x1748c70_0 .net "dataout", 0 0, L_0x18b49a0;  alias, 1 drivers
S_0x1d44380 .scope module, "routing_segment_A[4]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_14" "fpga_interconnect" 5 749, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1748f50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1748f90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18ab4e0 .functor BUFZ 1, L_0x18527c0, C4<0>, C4<0>, C4<0>;
v0x17676f0_0 .net "datain", 0 0, L_0x18527c0;  alias, 1 drivers
v0x17679d0_0 .net "dataout", 0 0, L_0x18ab4e0;  alias, 1 drivers
S_0x1d43fd0 .scope module, "routing_segment_A[5]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_15" "fpga_interconnect" 5 754, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1767860 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17678a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18ac1a0 .functor BUFZ 1, L_0x184e340, C4<0>, C4<0>, C4<0>;
v0x1760690_0 .net "datain", 0 0, L_0x184e340;  alias, 1 drivers
v0x1760520_0 .net "dataout", 0 0, L_0x18ac1a0;  alias, 1 drivers
S_0x1d43c20 .scope module, "routing_segment_A[6]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_16" "fpga_interconnect" 5 759, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1760800 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1760840 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18fb790 .functor BUFZ 1, L_0x184e040, C4<0>, C4<0>, C4<0>;
v0x17defe0_0 .net "datain", 0 0, L_0x184e040;  alias, 1 drivers
v0x17df150_0 .net "dataout", 0 0, L_0x18fb790;  alias, 1 drivers
S_0x1d43870 .scope module, "routing_segment_A[7]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_17" "fpga_interconnect" 5 764, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17ded00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17ded40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1702eb0 .functor BUFZ 1, L_0x184e670, C4<0>, C4<0>, C4<0>;
v0x17dc9e0_0 .net "datain", 0 0, L_0x184e670;  alias, 1 drivers
v0x17dc700_0 .net "dataout", 0 0, L_0x1702eb0;  alias, 1 drivers
S_0x1d434c0 .scope module, "routing_segment_A[8]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_18" "fpga_interconnect" 5 769, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17d97a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17d97e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17035c0 .functor BUFZ 1, L_0x18564d0, C4<0>, C4<0>, C4<0>;
v0x17d9bf0_0 .net "datain", 0 0, L_0x18564d0;  alias, 1 drivers
v0x17d9ed0_0 .net "dataout", 0 0, L_0x17035c0;  alias, 1 drivers
S_0x1d35b30 .scope module, "routing_segment_A[9]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_0_19" "fpga_interconnect" 5 774, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17da320 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17da360 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17056f0 .functor BUFZ 1, L_0x184eb10, C4<0>, C4<0>, C4<0>;
v0x17d9910_0 .net "datain", 0 0, L_0x184eb10;  alias, 1 drivers
v0x17d7210_0 .net "dataout", 0 0, L_0x17056f0;  alias, 1 drivers
S_0x1d43110 .scope module, "routing_segment_B[0]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_9" "fpga_interconnect" 5 829, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17d74f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17d7530 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x179e810 .functor BUFZ 1, L_0x1850520, C4<0>, C4<0>, C4<0>;
v0x17e3150_0 .net "datain", 0 0, L_0x1850520;  alias, 1 drivers
v0x17e32c0_0 .net "dataout", 0 0, L_0x179e810;  alias, 1 drivers
S_0x1d42d60 .scope module, "routing_segment_B[10]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_1" "fpga_interconnect" 5 879, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17e3430 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17e3470 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178cdd0 .functor BUFZ 1, L_0x18603d0, C4<0>, C4<0>, C4<0>;
v0x17e1400_0 .net "datain", 0 0, L_0x18603d0;  alias, 1 drivers
v0x17f4980_0 .net "dataout", 0 0, L_0x178cdd0;  alias, 1 drivers
S_0x1d429b0 .scope module, "routing_segment_B[11]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_2" "fpga_interconnect" 5 884, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17f4810 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17f4850 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178caa0 .functor BUFZ 1, L_0x1860790, C4<0>, C4<0>, C4<0>;
v0x17f4530_0 .net "datain", 0 0, L_0x1860790;  alias, 1 drivers
v0x17f43c0_0 .net "dataout", 0 0, L_0x178caa0;  alias, 1 drivers
S_0x1d42600 .scope module, "routing_segment_B[12]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_3" "fpga_interconnect" 5 889, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17f46a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17f46e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1786960 .functor BUFZ 1, L_0x1861ae0, C4<0>, C4<0>, C4<0>;
v0x17f5290_0 .net "datain", 0 0, L_0x1861ae0;  alias, 1 drivers
v0x17e5700_0 .net "dataout", 0 0, L_0x1786960;  alias, 1 drivers
S_0x1d42250 .scope module, "routing_segment_B[13]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_4" "fpga_interconnect" 5 894, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17e6430 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17e6470 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1786ca0 .functor BUFZ 1, L_0x185bc40, C4<0>, C4<0>, C4<0>;
v0x174bcb0_0 .net "datain", 0 0, L_0x185bc40;  alias, 1 drivers
v0x17537f0_0 .net "dataout", 0 0, L_0x1786ca0;  alias, 1 drivers
S_0x1d41ea0 .scope module, "routing_segment_B[14]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_5" "fpga_interconnect" 5 899, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1784eb0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1784ef0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1786fd0 .functor BUFZ 1, L_0x185d600, C4<0>, C4<0>, C4<0>;
v0x172f8f0_0 .net "datain", 0 0, L_0x185d600;  alias, 1 drivers
v0x172fbd0_0 .net "dataout", 0 0, L_0x1786fd0;  alias, 1 drivers
S_0x1d41af0 .scope module, "routing_segment_B[15]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_6" "fpga_interconnect" 5 904, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1773bc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1773c00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17769f0 .functor BUFZ 1, L_0x1850c80, C4<0>, C4<0>, C4<0>;
v0x1774010_0 .net "datain", 0 0, L_0x1850c80;  alias, 1 drivers
v0x176f3d0_0 .net "dataout", 0 0, L_0x17769f0;  alias, 1 drivers
S_0x1d41740 .scope module, "routing_segment_B[16]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_7" "fpga_interconnect" 5 909, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x176f540 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x176f580 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17140d0 .functor BUFZ 1, L_0x188fea0, C4<0>, C4<0>, C4<0>;
v0x17714f0_0 .net "datain", 0 0, L_0x188fea0;  alias, 1 drivers
v0x17717d0_0 .net "dataout", 0 0, L_0x17140d0;  alias, 1 drivers
S_0x1d41390 .scope module, "routing_segment_B[17]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_8" "fpga_interconnect" 5 914, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1731fe0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1732020 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17147e0 .functor BUFZ 1, L_0x18a29f0, C4<0>, C4<0>, C4<0>;
v0x1732430_0 .net "datain", 0 0, L_0x18a29f0;  alias, 1 drivers
v0x1741220_0 .net "dataout", 0 0, L_0x17147e0;  alias, 1 drivers
S_0x1d40fe0 .scope module, "routing_segment_B[1]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_10" "fpga_interconnect" 5 834, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1741500 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1741540 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x179e6a0 .functor BUFZ 1, L_0x18595d0, C4<0>, C4<0>, C4<0>;
v0x173e9c0_0 .net "datain", 0 0, L_0x18595d0;  alias, 1 drivers
v0x173eca0_0 .net "dataout", 0 0, L_0x179e6a0;  alias, 1 drivers
S_0x1d35780 .scope module, "routing_segment_B[2]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_11" "fpga_interconnect" 5 839, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x173eb30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x173eb70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x179f160 .functor BUFZ 1, L_0x185d9d0, C4<0>, C4<0>, C4<0>;
v0x17cb0c0_0 .net "datain", 0 0, L_0x185d9d0;  alias, 1 drivers
v0x17caae0_0 .net "dataout", 0 0, L_0x179f160;  alias, 1 drivers
S_0x1d40c30 .scope module, "routing_segment_B[3]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_12" "fpga_interconnect" 5 844, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17cb230 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17cb270 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17922c0 .functor BUFZ 1, L_0x185e8d0, C4<0>, C4<0>, C4<0>;
v0x1723190_0 .net "datain", 0 0, L_0x185e8d0;  alias, 1 drivers
v0x1739900_0 .net "dataout", 0 0, L_0x17922c0;  alias, 1 drivers
S_0x1d40880 .scope module, "routing_segment_B[4]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_13" "fpga_interconnect" 5 849, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1739be0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1739c20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1791ac0 .functor BUFZ 1, L_0x185ec90, C4<0>, C4<0>, C4<0>;
v0x1734840_0 .net "datain", 0 0, L_0x185ec90;  alias, 1 drivers
v0x1734b20_0 .net "dataout", 0 0, L_0x1791ac0;  alias, 1 drivers
S_0x1d404d0 .scope module, "routing_segment_B[5]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_14" "fpga_interconnect" 5 854, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17349b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17349f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1790480 .functor BUFZ 1, L_0x185ffe0, C4<0>, C4<0>, C4<0>;
v0x17c6cc0_0 .net "datain", 0 0, L_0x185ffe0;  alias, 1 drivers
v0x17c8dc0_0 .net "dataout", 0 0, L_0x1790480;  alias, 1 drivers
S_0x1d40120 .scope module, "routing_segment_B[6]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_15" "fpga_interconnect" 5 859, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1762bf0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1762c30 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1790090 .functor BUFZ 1, L_0x185b5d0, C4<0>, C4<0>, C4<0>;
v0x1763040_0 .net "datain", 0 0, L_0x185b5d0;  alias, 1 drivers
v0x175db70_0 .net "dataout", 0 0, L_0x1790090;  alias, 1 drivers
S_0x1d3fd70 .scope module, "routing_segment_B[7]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_16" "fpga_interconnect" 5 864, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x175de50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x175de90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178f900 .functor BUFZ 1, L_0x185cf90, C4<0>, C4<0>, C4<0>;
v0x17a9e40_0 .net "datain", 0 0, L_0x185cf90;  alias, 1 drivers
v0x17aa120_0 .net "dataout", 0 0, L_0x178f900;  alias, 1 drivers
S_0x1d52230 .scope module, "routing_segment_B[8]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_17" "fpga_interconnect" 5 869, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17a9fb0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17a9ff0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178f070 .functor BUFZ 1, L_0x1859c30, C4<0>, C4<0>, C4<0>;
v0x17a59c0_0 .net "datain", 0 0, L_0x1859c30;  alias, 1 drivers
v0x17a7ac0_0 .net "dataout", 0 0, L_0x178f070;  alias, 1 drivers
S_0x1d51a50 .scope module, "routing_segment_B[9]_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_1_0" "fpga_interconnect" 5 874, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17a3460 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17a34a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x178d1a0 .functor BUFZ 1, L_0x185e150, C4<0>, C4<0>, C4<0>;
v0x177ac30_0 .net "datain", 0 0, L_0x185e150;  alias, 1 drivers
v0x16fd870_0 .net "dataout", 0 0, L_0x178d1a0;  alias, 1 drivers
S_0x1d52a10 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_0_to_dffre_P[0]_input_0_0" "fpga_interconnect" 5 1324, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x16fdb50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x16fdb90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17683c0 .functor BUFZ 1, L_0x1b79140, C4<0>, C4<0>, C4<0>;
v0x1728480_0 .net "datain", 0 0, L_0x1b79140;  alias, 1 drivers
v0x1728760_0 .net "dataout", 0 0, L_0x17683c0;  alias, 1 drivers
S_0x1d52e00 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_10_to_dffre_P[10]_input_0_0" "fpga_interconnect" 5 1374, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17285f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1728630 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17d77d0 .functor BUFZ 1, L_0x1b9b600, C4<0>, C4<0>, C4<0>;
v0x17b9c60_0 .net "datain", 0 0, L_0x1b9b600;  alias, 1 drivers
v0x17b1290_0 .net "dataout", 0 0, L_0x17d77d0;  alias, 1 drivers
S_0x1d50a90 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_11_to_dffre_P[11]_input_0_0" "fpga_interconnect" 5 1379, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b6a00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b6a40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17d7960 .functor BUFZ 1, L_0x1b893d0, C4<0>, C4<0>, C4<0>;
v0x1743bf0_0 .net "datain", 0 0, L_0x1b893d0;  alias, 1 drivers
v0x1743ed0_0 .net "dataout", 0 0, L_0x17d7960;  alias, 1 drivers
S_0x1d506a0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_12_to_dffre_P[12]_input_0_0" "fpga_interconnect" 5 1384, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17374f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1737530 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17d7aa0 .functor BUFZ 1, L_0x1b9b470, C4<0>, C4<0>, C4<0>;
v0x17490c0_0 .net "datain", 0 0, L_0x1b9b470;  alias, 1 drivers
v0x1767b40_0 .net "dataout", 0 0, L_0x17d7aa0;  alias, 1 drivers
S_0x1d51660 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_13_to_dffre_P[13]_input_0_0" "fpga_interconnect" 5 1389, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17603b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17603f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17e3d70 .functor BUFZ 1, L_0x1b9b3d0, C4<0>, C4<0>, C4<0>;
v0x17dc590_0 .net "datain", 0 0, L_0x1b9b3d0;  alias, 1 drivers
v0x17dc870_0 .net "dataout", 0 0, L_0x17e3d70;  alias, 1 drivers
S_0x1d51270 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_14_to_dffre_P[14]_input_0_0" "fpga_interconnect" 5 1394, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17da040 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17da080 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17e1570 .functor BUFZ 1, L_0x1b9b330, C4<0>, C4<0>, C4<0>;
v0x17d9d60_0 .net "datain", 0 0, L_0x1b9b330;  alias, 1 drivers
v0x17d7660_0 .net "dataout", 0 0, L_0x17e1570;  alias, 1 drivers
S_0x1d4fec0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_15_to_dffre_P[15]_input_0_0" "fpga_interconnect" 5 1399, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17d7380 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17d73c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17e1d70 .functor BUFZ 1, L_0x1b89270, C4<0>, C4<0>, C4<0>;
v0x17f40e0_0 .net "datain", 0 0, L_0x1b89270;  alias, 1 drivers
v0x17f4250_0 .net "dataout", 0 0, L_0x17e1d70;  alias, 1 drivers
S_0x1d4fad0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_16_to_dffre_P[16]_input_0_0" "fpga_interconnect" 5 1404, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17f4fb0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17f4ff0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f3d90 .functor BUFZ 1, L_0x1b89330, C4<0>, C4<0>, C4<0>;
v0x174bb40_0 .net "datain", 0 0, L_0x1b89330;  alias, 1 drivers
v0x172f780_0 .net "dataout", 0 0, L_0x17f3d90;  alias, 1 drivers
S_0x1d4cb90 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_17_to_dffre_P[17]_input_0_0" "fpga_interconnect" 5 1409, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x172fa60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x172faa0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f3f10 .functor BUFZ 1, L_0x1b89120, C4<0>, C4<0>, C4<0>;
v0x1771380_0 .net "datain", 0 0, L_0x1b89120;  alias, 1 drivers
v0x1771660_0 .net "dataout", 0 0, L_0x17f3f10;  alias, 1 drivers
S_0x1d4cf80 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_18_to_dffre_P[18]_input_0_0" "fpga_interconnect" 5 1414, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17322c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1732300 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f3b50 .functor BUFZ 1, L_0x1b891d0, C4<0>, C4<0>, C4<0>;
v0x1741670_0 .net "datain", 0 0, L_0x1b891d0;  alias, 1 drivers
v0x173ee10_0 .net "dataout", 0 0, L_0x17f3b50;  alias, 1 drivers
S_0x1d4d370 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_19_to_dffre_P[32]_input_0_0" "fpga_interconnect" 5 1419, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17caf50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17caf90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f5400 .functor BUFZ 1, L_0x1b80250, C4<0>, C4<0>, C4<0>;
v0x1739a70_0 .net "datain", 0 0, L_0x1b80250;  alias, 1 drivers
v0x1739d50_0 .net "dataout", 0 0, L_0x17f5400;  alias, 1 drivers
S_0x1d4d760 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_1_to_dffre_P[1]_input_0_0" "fpga_interconnect" 5 1329, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1734c90 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1734cd0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1760d50 .functor BUFZ 1, L_0x1b92310, C4<0>, C4<0>, C4<0>;
v0x1762d60_0 .net "datain", 0 0, L_0x1b92310;  alias, 1 drivers
v0x175dce0_0 .net "dataout", 0 0, L_0x1760d50;  alias, 1 drivers
S_0x1d50e80 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_20_to_dffre_P[33]_input_0_0" "fpga_interconnect" 5 1424, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x175dfc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x175e000 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f86e0 .functor BUFZ 1, L_0x1b89080, C4<0>, C4<0>, C4<0>;
v0x1782c90_0 .net "datain", 0 0, L_0x1b89080;  alias, 1 drivers
v0x1777840_0 .net "dataout", 0 0, L_0x17f86e0;  alias, 1 drivers
S_0x1d52620 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_21_to_dffre_P[34]_input_0_0" "fpga_interconnect" 5 1429, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x16fd9e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x16fda20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f57b0 .functor BUFZ 1, L_0x1b802f0, C4<0>, C4<0>, C4<0>;
v0x17b9af0_0 .net "datain", 0 0, L_0x1b802f0;  alias, 1 drivers
v0x1743a80_0 .net "dataout", 0 0, L_0x17f57b0;  alias, 1 drivers
S_0x1d4db50 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_22_to_dffre_P[35]_input_0_0" "fpga_interconnect" 5 1434, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1743d60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1743da0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f5ae0 .functor BUFZ 1, L_0x1959da0, C4<0>, C4<0>, C4<0>;
v0x17deb90_0 .net "datain", 0 0, L_0x1959da0;  alias, 1 drivers
v0x17dee70_0 .net "dataout", 0 0, L_0x17f5ae0;  alias, 1 drivers
S_0x1d4df40 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_23_to_dffre_P[36]_input_0_0" "fpga_interconnect" 5 1439, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17d9a80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17d9ac0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f7520 .functor BUFZ 1, L_0x1b7ffa0, C4<0>, C4<0>, C4<0>;
v0x17e1290_0 .net "datain", 0 0, L_0x1b7ffa0;  alias, 1 drivers
v0x17f5120_0 .net "dataout", 0 0, L_0x17f7520;  alias, 1 drivers
S_0x1d4e330 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_24_to_dffre_P[37]_input_0_0" "fpga_interconnect" 5 1444, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17e6a60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17e6aa0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f7910 .functor BUFZ 1, L_0x1bb4d30, C4<0>, C4<0>, C4<0>;
v0x1732150_0 .net "datain", 0 0, L_0x1bb4d30;  alias, 1 drivers
v0x1741390_0 .net "dataout", 0 0, L_0x17f7910;  alias, 1 drivers
S_0x1d4e720 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_2_to_dffre_P[2]_input_0_0" "fpga_interconnect" 5 1334, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17cb3a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17cb3e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17613b0 .functor BUFZ 1, L_0x1b92440, C4<0>, C4<0>, C4<0>;
v0x1762ed0_0 .net "datain", 0 0, L_0x1b92440;  alias, 1 drivers
v0x17ac360_0 .net "dataout", 0 0, L_0x17613b0;  alias, 1 drivers
S_0x1d4eb10 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_3_to_dffre_P[3]_input_0_0" "fpga_interconnect" 5 1339, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17a5850 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17a5890 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17dfb10 .functor BUFZ 1, L_0x1b80040, C4<0>, C4<0>, C4<0>;
v0x1748b00_0 .net "datain", 0 0, L_0x1b80040;  alias, 1 drivers
v0x1749230_0 .net "dataout", 0 0, L_0x17dfb10;  alias, 1 drivers
S_0x1d4ef00 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_4_to_dffre_P[4]_input_0_0" "fpga_interconnect" 5 1344, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17da1b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17da1f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17dfe40 .functor BUFZ 1, L_0x1b9b6a0, C4<0>, C4<0>, C4<0>;
v0x1773d30_0 .net "datain", 0 0, L_0x1b9b6a0;  alias, 1 drivers
v0x17cb510_0 .net "dataout", 0 0, L_0x17dfe40;  alias, 1 drivers
S_0x1d4f2f0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_5_to_dffre_P[5]_input_0_0" "fpga_interconnect" 5 1349, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17c6b50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17c6b90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17dd3a0 .functor BUFZ 1, L_0x1b80160, C4<0>, C4<0>, C4<0>;
v0x17e1120_0 .net "datain", 0 0, L_0x1b80160;  alias, 1 drivers
v0x1773ea0_0 .net "dataout", 0 0, L_0x17dd3a0;  alias, 1 drivers
S_0x1d4f6e0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_6_to_dffre_P[6]_input_0_0" "fpga_interconnect" 5 1354, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x16fdcc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x16fdd00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17dd6d0 .functor BUFZ 1, L_0x1dc74c0, C4<0>, C4<0>, C4<0>;
v0x17288d0_0 .net "datain", 0 0, L_0x1dc74c0;  alias, 1 drivers
v0x1abcb20_0 .net "dataout", 0 0, L_0x17dd6d0;  alias, 1 drivers
S_0x1d51e40 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_7_to_dffre_P[7]_input_0_0" "fpga_interconnect" 5 1359, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ab5940 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ab5980 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17da490 .functor BUFZ 1, L_0x1b92270, C4<0>, C4<0>, C4<0>;
v0x19a9ca0_0 .net "datain", 0 0, L_0x1b92270;  alias, 1 drivers
v0x19ca340_0 .net "dataout", 0 0, L_0x17da490;  alias, 1 drivers
S_0x1d502b0 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_8_to_dffre_P[8]_input_0_0" "fpga_interconnect" 5 1364, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x193dd60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x193dda0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17da930 .functor BUFZ 1, L_0x1b921d0, C4<0>, C4<0>, C4<0>;
v0x1a62430_0 .net "datain", 0 0, L_0x1b921d0;  alias, 1 drivers
v0x194b670_0 .net "dataout", 0 0, L_0x17da930;  alias, 1 drivers
S_0x1d6ef10 .scope module, "routing_segment_RS_DSP_MULT_REGIN_mul2[1]_output_0_9_to_dffre_P[9]_input_0_0" "fpga_interconnect" 5 1369, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ab2b20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ab2b60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17da7f0 .functor BUFZ 1, L_0x1b9b510, C4<0>, C4<0>, C4<0>;
v0x193b820_0 .net "datain", 0 0, L_0x1b9b510;  alias, 1 drivers
v0x19416d0_0 .net "dataout", 0 0, L_0x17da7f0;  alias, 1 drivers
S_0x1d6fae0 .scope module, "routing_segment_clk_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_clock_0_0" "fpga_interconnect" 5 469, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ab7930 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ab7970 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a28a0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1abe240_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1c4bb20_0 .net "dataout", 0 0, L_0x18a28a0;  alias, 1 drivers
S_0x1d6fed0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[0]_clock_0_0" "fpga_interconnect" 5 544, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x18cb0f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x18cb130 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a3ad0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x19b1f30_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1aaeff0_0 .net "dataout", 0 0, L_0x18a3ad0;  alias, 1 drivers
S_0x1d6df50 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[10]_clock_0_0" "fpga_interconnect" 5 579, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1b665d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1b66610 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a4710 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x19464a0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1ac9920_0 .net "dataout", 0 0, L_0x18a4710;  alias, 1 drivers
S_0x1d6db60 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[11]_clock_0_0" "fpga_interconnect" 5 529, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1826170 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x18261b0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a6140 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x17bce30_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x17bfd80_0 .net "dataout", 0 0, L_0x18a6140;  alias, 1 drivers
S_0x1d6eb20 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[12]_clock_0_0" "fpga_interconnect" 5 524, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b3f50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b3f90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a37a0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x17d9610_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x17e2fc0_0 .net "dataout", 0 0, L_0x18a37a0;  alias, 1 drivers
S_0x1d6e730 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[13]_clock_0_0" "fpga_interconnect" 5 519, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17e0f90 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17e0fd0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a8db0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x17cacd0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x17c4810_0 .net "dataout", 0 0, L_0x18a8db0;  alias, 1 drivers
S_0x1d6d380 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[14]_clock_0_0" "fpga_interconnect" 5 514, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b6b70 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b6bb0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a34a0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x18cbad0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1921530_0 .net "dataout", 0 0, L_0x18a34a0;  alias, 1 drivers
S_0x1d6cf90 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[15]_clock_0_0" "fpga_interconnect" 5 509, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1a28940 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1a28980 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a3330 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x17dea00_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x17dc400_0 .net "dataout", 0 0, L_0x18a3330;  alias, 1 drivers
S_0x1d6a050 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[16]_clock_0_0" "fpga_interconnect" 5 504, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17f4af0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17f4b30 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a7630 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x18cc100_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x187d540_0 .net "dataout", 0 0, L_0x18a7630;  alias, 1 drivers
S_0x1d6a440 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[17]_clock_0_0" "fpga_interconnect" 5 499, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17d7080 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17d70c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a5a10 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x17ae720_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1790d90_0 .net "dataout", 0 0, L_0x18a5a10;  alias, 1 drivers
S_0x1d6a830 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[18]_clock_0_0" "fpga_interconnect" 5 494, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17e65a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17e65e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1921270 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1b7ae30_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1b6d140_0 .net "dataout", 0 0, L_0x1921270;  alias, 1 drivers
S_0x1d6ac20 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[1]_clock_0_0" "fpga_interconnect" 5 584, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19235a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x19235e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a90e0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1c468f0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1b73fb0_0 .net "dataout", 0 0, L_0x18a90e0;  alias, 1 drivers
S_0x1d6e340 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[2]_clock_0_0" "fpga_interconnect" 5 559, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19ba750 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x19ba790 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a4270 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1baf0c0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1ba6e10_0 .net "dataout", 0 0, L_0x18a4270;  alias, 1 drivers
S_0x1d6f6f0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[32]_clock_0_0" "fpga_interconnect" 5 489, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1bb7360 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1bb73a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a3000 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1bbf610_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc7f40_0 .net "dataout", 0 0, L_0x18a3000;  alias, 1 drivers
S_0x1d6b010 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[33]_clock_0_0" "fpga_interconnect" 5 484, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17f3350 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17f3390 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a2600 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1901f40_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1950c70_0 .net "dataout", 0 0, L_0x18a2600;  alias, 1 drivers
S_0x1d6b400 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[34]_clock_0_0" "fpga_interconnect" 5 479, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc60c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc6100 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a2750 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1db0640_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1db06e0_0 .net "dataout", 0 0, L_0x18a2750;  alias, 1 drivers
S_0x1d6b7f0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[35]_clock_0_0" "fpga_interconnect" 5 474, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dad280 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dad2c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a2360 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dab960_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc6700_0 .net "dataout", 0 0, L_0x18a2360;  alias, 1 drivers
S_0x1d6bbe0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[36]_clock_0_0" "fpga_interconnect" 5 534, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dab8a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dab8e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a7ca0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1db2020_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1db20c0_0 .net "dataout", 0 0, L_0x18a7ca0;  alias, 1 drivers
S_0x1d6bfd0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[37]_clock_0_0" "fpga_interconnect" 5 539, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1db3a00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1db3a40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a3f40 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1daed20_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc2a00_0 .net "dataout", 0 0, L_0x18a3f40;  alias, 1 drivers
S_0x1d6c3c0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[3]_clock_0_0" "fpga_interconnect" 5 564, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1daec60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1daeca0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a6870 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dc20a0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc2140_0 .net "dataout", 0 0, L_0x18a6870;  alias, 1 drivers
S_0x1d6c7b0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[4]_clock_0_0" "fpga_interconnect" 5 569, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc1a60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc1aa0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a8310 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dc1800_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc1420_0 .net "dataout", 0 0, L_0x18a8310;  alias, 1 drivers
S_0x1d6cba0 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[5]_clock_0_0" "fpga_interconnect" 5 549, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc1740 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc1780 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a3c40 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dc5770_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc5810_0 .net "dataout", 0 0, L_0x18a3c40;  alias, 1 drivers
S_0x1d6f300 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[6]_clock_0_0" "fpga_interconnect" 5 554, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc4c40 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc4c80 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a9410 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dc49e0_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc3fe0_0 .net "dataout", 0 0, L_0x18a9410;  alias, 1 drivers
S_0x1d6d770 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[7]_clock_0_0" "fpga_interconnect" 5 594, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc4920 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc4960 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a2ca0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1dc2d20_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1dc2dc0_0 .net "dataout", 0 0, L_0x18a2ca0;  alias, 1 drivers
S_0x1d69c60 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[8]_clock_0_0" "fpga_interconnect" 5 589, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d8ff30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d8ff70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a2b60 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1d34630_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1d63e00_0 .net "dataout", 0 0, L_0x18a2b60;  alias, 1 drivers
S_0x1d69840 .scope module, "routing_segment_clk_output_0_0_to_dffre_P[9]_clock_0_0" "fpga_interconnect" 5 574, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d34570 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d345b0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a45a0 .functor BUFZ 1, L_0x1852090, C4<0>, C4<0>, C4<0>;
v0x1d63260_0 .net "datain", 0 0, L_0x1852090;  alias, 1 drivers
v0x1d63300_0 .net "dataout", 0 0, L_0x18a45a0;  alias, 1 drivers
S_0x1d66900 .scope module, "routing_segment_dffre_P[0]_output_0_0_to_P[0]_input_0_0" "fpga_interconnect" 5 919, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d62e80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d62ec0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1711a10 .functor BUFZ 1, v0x1813900_0, C4<0>, C4<0>, C4<0>;
v0x1d62b60_0 .net "datain", 0 0, v0x1813900_0;  alias, 1 drivers
v0x1d626c0_0 .net "dataout", 0 0, L_0x1711a10;  alias, 1 drivers
S_0x1d670e0 .scope module, "routing_segment_dffre_P[10]_output_0_0_to_P[10]_input_0_0" "fpga_interconnect" 5 969, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d62aa0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d62ae0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171bc20 .functor BUFZ 1, v0x1815430_0, C4<0>, C4<0>, C4<0>;
v0x1d622e0_0 .net "datain", 0 0, v0x1815430_0;  alias, 1 drivers
v0x1d623b0_0 .net "dataout", 0 0, L_0x171bc20;  alias, 1 drivers
S_0x1d66cf0 .scope module, "routing_segment_dffre_P[11]_output_0_0_to_P[11]_input_0_0" "fpga_interconnect" 5 974, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d627a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d627e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171bf50 .functor BUFZ 1, v0x1816f60_0, C4<0>, C4<0>, C4<0>;
v0x1d61740_0 .net "datain", 0 0, v0x1816f60_0;  alias, 1 drivers
v0x1d61810_0 .net "dataout", 0 0, L_0x171bf50;  alias, 1 drivers
S_0x1d68880 .scope module, "routing_segment_dffre_P[12]_output_0_0_to_P[12]_input_0_0" "fpga_interconnect" 5 979, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d61360 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d613a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bcfa0 .functor BUFZ 1, v0x1818a90_0, C4<0>, C4<0>, C4<0>;
v0x1d769c0_0 .net "datain", 0 0, v0x1818a90_0;  alias, 1 drivers
v0x1d76a90_0 .net "dataout", 0 0, L_0x17bcfa0;  alias, 1 drivers
S_0x1d680a0 .scope module, "routing_segment_dffre_P[13]_output_0_0_to_P[13]_input_0_0" "fpga_interconnect" 5 984, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5e8c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5e900 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bd0b0 .functor BUFZ 1, v0x181a730_0, C4<0>, C4<0>, C4<0>;
v0x1d5e4e0_0 .net "datain", 0 0, v0x181a730_0;  alias, 1 drivers
v0x1d5e5b0_0 .net "dataout", 0 0, L_0x17bd0b0;  alias, 1 drivers
S_0x1d67cb0 .scope module, "routing_segment_dffre_P[14]_output_0_0_to_P[14]_input_0_0" "fpga_interconnect" 5 989, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5e9a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5e9e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bcaf0 .functor BUFZ 1, v0x181bf50_0, C4<0>, C4<0>, C4<0>;
v0x1d5d940_0 .net "datain", 0 0, v0x181bf50_0;  alias, 1 drivers
v0x1d5d9e0_0 .net "dataout", 0 0, L_0x17bcaf0;  alias, 1 drivers
S_0x1d674d0 .scope module, "routing_segment_dffre_P[15]_output_0_0_to_P[15]_input_0_0" "fpga_interconnect" 5 994, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5d560 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5d5a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bd2a0 .functor BUFZ 1, v0x181e900_0, C4<0>, C4<0>, C4<0>;
v0x1d5d240_0 .net "datain", 0 0, v0x181e900_0;  alias, 1 drivers
v0x1d5cda0_0 .net "dataout", 0 0, L_0x17bd2a0;  alias, 1 drivers
S_0x1d678c0 .scope module, "routing_segment_dffre_P[16]_output_0_0_to_P[16]_input_0_0" "fpga_interconnect" 5 999, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5d180 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5d1c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bd880 .functor BUFZ 1, v0x18212b0_0, C4<0>, C4<0>, C4<0>;
v0x1d5c9c0_0 .net "datain", 0 0, v0x18212b0_0;  alias, 1 drivers
v0x1d5ca90_0 .net "dataout", 0 0, L_0x17bd880;  alias, 1 drivers
S_0x1d68c70 .scope module, "routing_segment_dffre_P[17]_output_0_0_to_P[17]_input_0_0" "fpga_interconnect" 5 1004, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5ce80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5cec0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bd520 .functor BUFZ 1, v0x1aa4390_0, C4<0>, C4<0>, C4<0>;
v0x1d603e0_0 .net "datain", 0 0, v0x1aa4390_0;  alias, 1 drivers
v0x1d604b0_0 .net "dataout", 0 0, L_0x17bd520;  alias, 1 drivers
S_0x1d69060 .scope module, "routing_segment_dffre_P[18]_output_0_0_to_P[18]_input_0_0" "fpga_interconnect" 5 1009, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d60000 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d60040 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bdbb0 .functor BUFZ 1, v0x1a296f0_0, C4<0>, C4<0>, C4<0>;
v0x1d5f840_0 .net "datain", 0 0, v0x1a296f0_0;  alias, 1 drivers
v0x1d5f910_0 .net "dataout", 0 0, L_0x17bdbb0;  alias, 1 drivers
S_0x1d69450 .scope module, "routing_segment_dffre_P[1]_output_0_0_to_P[1]_input_0_0" "fpga_interconnect" 5 924, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5f460 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5f4a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1711df0 .functor BUFZ 1, v0x1a66250_0, C4<0>, C4<0>, C4<0>;
v0x1d5f080_0 .net "datain", 0 0, v0x1a66250_0;  alias, 1 drivers
v0x1d5f150_0 .net "dataout", 0 0, L_0x1711df0;  alias, 1 drivers
S_0x1d68490 .scope module, "routing_segment_dffre_P[2]_output_0_0_to_P[2]_input_0_0" "fpga_interconnect" 5 929, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5f540 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5f580 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1712120 .functor BUFZ 1, v0x19b0400_0, C4<0>, C4<0>, C4<0>;
v0x1d76580_0 .net "datain", 0 0, v0x19b0400_0;  alias, 1 drivers
v0x1d76620_0 .net "dataout", 0 0, L_0x1712120;  alias, 1 drivers
S_0x1d66510 .scope module, "routing_segment_dffre_P[32]_output_0_0_to_P[32]_input_0_0" "fpga_interconnect" 5 1079, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d761a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d761e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b3d80 .functor BUFZ 1, v0x1975a80_0, C4<0>, C4<0>, C4<0>;
v0x1d75e20_0 .net "datain", 0 0, v0x1975a80_0;  alias, 1 drivers
v0x1d75980_0 .net "dataout", 0 0, L_0x17b3d80;  alias, 1 drivers
S_0x1d66120 .scope module, "routing_segment_dffre_P[33]_output_0_0_to_P[33]_input_0_0" "fpga_interconnect" 5 1084, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d75d60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d75da0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b4360 .functor BUFZ 1, v0x1a2e250_0, C4<0>, C4<0>, C4<0>;
v0x1d75540_0 .net "datain", 0 0, v0x1a2e250_0;  alias, 1 drivers
v0x1d75610_0 .net "dataout", 0 0, L_0x17b4360;  alias, 1 drivers
S_0x1d65d30 .scope module, "routing_segment_dffre_P[34]_output_0_0_to_P[34]_input_0_0" "fpga_interconnect" 5 1089, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d75a60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d75aa0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b4830 .functor BUFZ 1, v0x194cae0_0, C4<0>, C4<0>, C4<0>;
v0x1d74940_0 .net "datain", 0 0, v0x194cae0_0;  alias, 1 drivers
v0x1d74a10_0 .net "dataout", 0 0, L_0x17b4830;  alias, 1 drivers
S_0x1d65910 .scope module, "routing_segment_dffre_P[35]_output_0_0_to_P[35]_input_0_0" "fpga_interconnect" 5 1094, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d74500 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d74540 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b4b60 .functor BUFZ 1, v0x1aba090_0, C4<0>, C4<0>, C4<0>;
v0x1d5a300_0 .net "datain", 0 0, v0x1aba090_0;  alias, 1 drivers
v0x1d5a3d0_0 .net "dataout", 0 0, L_0x17b4b60;  alias, 1 drivers
S_0x1d65520 .scope module, "routing_segment_dffre_P[36]_output_0_0_to_P[36]_input_0_0" "fpga_interconnect" 5 1099, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d745e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d74620 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b44a0 .functor BUFZ 1, v0x1826750_0, C4<0>, C4<0>, C4<0>;
v0x1d59760_0 .net "datain", 0 0, v0x1826750_0;  alias, 1 drivers
v0x1d59800_0 .net "dataout", 0 0, L_0x17b44a0;  alias, 1 drivers
S_0x1d65130 .scope module, "routing_segment_dffre_P[37]_output_0_0_to_P[37]_input_0_0" "fpga_interconnect" 5 1104, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d59380 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d593c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b4ee0 .functor BUFZ 1, v0x187d9b0_0, C4<0>, C4<0>, C4<0>;
v0x1d59060_0 .net "datain", 0 0, v0x187d9b0_0;  alias, 1 drivers
v0x1d58bc0_0 .net "dataout", 0 0, L_0x17b4ee0;  alias, 1 drivers
S_0x1d64d40 .scope module, "routing_segment_dffre_P[3]_output_0_0_to_P[3]_input_0_0" "fpga_interconnect" 5 934, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d58fa0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d58fe0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1712450 .functor BUFZ 1, v0x1702d40_0, C4<0>, C4<0>, C4<0>;
v0x1d587e0_0 .net "datain", 0 0, v0x1702d40_0;  alias, 1 drivers
v0x1d588b0_0 .net "dataout", 0 0, L_0x1712450;  alias, 1 drivers
S_0x1d64950 .scope module, "routing_segment_dffre_P[4]_output_0_0_to_P[4]_input_0_0" "fpga_interconnect" 5 939, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d58ca0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d58ce0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171fab0 .functor BUFZ 1, v0x17462c0_0, C4<0>, C4<0>, C4<0>;
v0x1d5be20_0 .net "datain", 0 0, v0x17462c0_0;  alias, 1 drivers
v0x1d5bef0_0 .net "dataout", 0 0, L_0x171fab0;  alias, 1 drivers
S_0x1d64560 .scope module, "routing_segment_dffre_P[5]_output_0_0_to_P[5]_input_0_0" "fpga_interconnect" 5 944, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5ba40 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5ba80 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171fe90 .functor BUFZ 1, v0x1718b70_0, C4<0>, C4<0>, C4<0>;
v0x1d5b660_0 .net "datain", 0 0, v0x1718b70_0;  alias, 1 drivers
v0x1d5b730_0 .net "dataout", 0 0, L_0x171fe90;  alias, 1 drivers
S_0x1d64170 .scope module, "routing_segment_dffre_P[6]_output_0_0_to_P[6]_input_0_0" "fpga_interconnect" 5 949, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5bb20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5bb60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17201c0 .functor BUFZ 1, v0x1716340_0, C4<0>, C4<0>, C4<0>;
v0x1d5aac0_0 .net "datain", 0 0, v0x1716340_0;  alias, 1 drivers
v0x1d5ab60_0 .net "dataout", 0 0, L_0x17201c0;  alias, 1 drivers
S_0x1d4b7e0 .scope module, "routing_segment_dffre_P[7]_output_0_0_to_P[7]_input_0_0" "fpga_interconnect" 5 954, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5a6e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5a720 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17204f0 .functor BUFZ 1, v0x1791370_0, C4<0>, C4<0>, C4<0>;
v0x1d580e0_0 .net "datain", 0 0, v0x1791370_0;  alias, 1 drivers
v0x1d55580_0 .net "dataout", 0 0, L_0x17204f0;  alias, 1 drivers
S_0x1d4c3b0 .scope module, "routing_segment_dffre_P[8]_output_0_0_to_P[8]_input_0_0" "fpga_interconnect" 5 959, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d58020 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d58060 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171b510 .functor BUFZ 1, v0x1791090_0, C4<0>, C4<0>, C4<0>;
v0x1d551a0_0 .net "datain", 0 0, v0x1791090_0;  alias, 1 drivers
v0x1d55270_0 .net "dataout", 0 0, L_0x171b510;  alias, 1 drivers
S_0x1d4c7a0 .scope module, "routing_segment_dffre_P[9]_output_0_0_to_P[9]_input_0_0" "fpga_interconnect" 5 964, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d55660 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d556a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x171b8f0 .functor BUFZ 1, v0x178e0b0_0, C4<0>, C4<0>, C4<0>;
v0x1d54600_0 .net "datain", 0 0, v0x178e0b0_0;  alias, 1 drivers
v0x1d546d0_0 .net "dataout", 0 0, L_0x171b8f0;  alias, 1 drivers
S_0x1d4a820 .scope module, "routing_segment_lut_$abc$227$auto$rtlil.cc:2384:Not$22_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_5_0" "fpga_interconnect" 5 1449, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d54220 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d54260 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17f8250 .functor BUFZ 1, L_0x1acaae0, C4<0>, C4<0>, C4<0>;
v0x1d57c40_0 .net "datain", 0 0, L_0x1acaae0;  alias, 1 drivers
v0x1d57d10_0 .net "dataout", 0 0, L_0x17f8250;  alias, 1 drivers
S_0x1d4a430 .scope module, "routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_0" "fpga_interconnect" 5 1109, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d54300 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d54340 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x170b910 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d570a0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d57140_0 .net "dataout", 0 0, L_0x170b910;  alias, 1 drivers
S_0x1d4b3f0 .scope module, "routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_1" "fpga_interconnect" 5 1114, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d56cc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d56d00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x170c050 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d569a0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d56500_0 .net "dataout", 0 0, L_0x170c050;  alias, 1 drivers
S_0x1d4b000 .scope module, "routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_4_2" "fpga_interconnect" 5 1119, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d568e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d56920 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x170dc00 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d55960_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d55a00_0 .net "dataout", 0 0, L_0x170dc00;  alias, 1 drivers
S_0x1d49c50 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[19]_input_0_2" "fpga_interconnect" 5 1124, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da5870 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da58b0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1709a30 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1da8570_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1da9ec0_0 .net "dataout", 0 0, L_0x1709a30;  alias, 1 drivers
S_0x1d49860 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[20]_input_0_1" "fpga_interconnect" 5 1164, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc26e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc2720 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1780280 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1dc2770_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1dc23c0_0 .net "dataout", 0 0, L_0x1780280;  alias, 1 drivers
S_0x1d46920 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[21]_input_0_1" "fpga_interconnect" 5 1184, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc1100 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc1140 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1bacaf0 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1dc0ea0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1dc3cc0_0 .net "dataout", 0 0, L_0x1bacaf0;  alias, 1 drivers
S_0x1d46d10 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[22]_input_0_3" "fpga_interconnect" 5 1179, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc0de0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc0e20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1700d80 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d63640_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d636e0_0 .net "dataout", 0 0, L_0x1700d80;  alias, 1 drivers
S_0x1d47100 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[23]_input_0_3" "fpga_interconnect" 5 1174, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d61f00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d61f40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1700670 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d61be0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d5e100_0 .net "dataout", 0 0, L_0x1700670;  alias, 1 drivers
S_0x1d474f0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[24]_input_0_1" "fpga_interconnect" 5 1149, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d61b20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d61b60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x176c5b0 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d5dd20_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d5ddc0_0 .net "dataout", 0 0, L_0x176c5b0;  alias, 1 drivers
S_0x1d4ac10 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[25]_input_0_1" "fpga_interconnect" 5 1144, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da84b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da84f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x176bb70 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d5fc20_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d5fcc0_0 .net "dataout", 0 0, L_0x176bb70;  alias, 1 drivers
S_0x1d4bfc0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[26]_input_0_1" "fpga_interconnect" 5 1154, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5eca0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5ece0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16fa120 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d5c6a0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d75160_0 .net "dataout", 0 0, L_0x16fa120;  alias, 1 drivers
S_0x1d478e0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[27]_input_0_1" "fpga_interconnect" 5 1159, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5c5e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5c620 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x177fab0 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d59b40_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d59be0_0 .net "dataout", 0 0, L_0x177fab0;  alias, 1 drivers
S_0x1d47cd0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[28]_input_0_1" "fpga_interconnect" 5 1169, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d58400 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d58440 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1780ce0 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d5c2c0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d5b280_0 .net "dataout", 0 0, L_0x1780ce0;  alias, 1 drivers
S_0x1d480c0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[29]_input_0_2" "fpga_interconnect" 5 1134, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5c200 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5c240 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x170fe10 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d549e0_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d54a80_0 .net "dataout", 0 0, L_0x170fe10;  alias, 1 drivers
S_0x1d484b0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[30]_input_0_2" "fpga_interconnect" 5 1139, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d57860 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d578a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1707f60 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d57540_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d56120_0 .net "dataout", 0 0, L_0x1707f60;  alias, 1 drivers
S_0x1d488a0 .scope module, "routing_segment_lut_$false_output_0_0_to_lut_P[31]_input_0_2" "fpga_interconnect" 5 1129, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d57480 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d574c0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x170f6d0 .functor BUFZ 1, L_0x1b72560, C4<0>, C4<0>, C4<0>;
v0x1d63a20_0 .net "datain", 0 0, L_0x1b72560;  alias, 1 drivers
v0x1d63ac0_0 .net "dataout", 0 0, L_0x170f6d0;  alias, 1 drivers
S_0x1d48c90 .scope module, "routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_2_0" "fpga_interconnect" 5 1189, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d60f80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d60fc0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16f8240 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d74d20_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d74df0_0 .net "dataout", 0 0, L_0x16f8240;  alias, 1 drivers
S_0x1d49080 .scope module, "routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT_REGIN_mul2[1]_input_3_0" "fpga_interconnect" 5 1194, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d59f20 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d59f60 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16f8570 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d5aea0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d54dc0_0 .net "dataout", 0 0, L_0x16f8570;  alias, 1 drivers
S_0x1d49470 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[0]_input_2_0" "fpga_interconnect" 5 1269, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d5a000 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d5a040 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17796a0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d55d40_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d55de0_0 .net "dataout", 0 0, L_0x17796a0;  alias, 1 drivers
S_0x1d4bbd0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[10]_input_2_0" "fpga_interconnect" 5 1304, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d54ea0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d54ee0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1749fd0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d607c0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dc39a0_0 .net "dataout", 0 0, L_0x1749fd0;  alias, 1 drivers
S_0x1d4a040 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[11]_input_2_0" "fpga_interconnect" 5 1254, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc3a60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc3aa0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17380a0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d60ba0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d60c40_0 .net "dataout", 0 0, L_0x17380a0;  alias, 1 drivers
S_0x1d727e0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[12]_input_2_0" "fpga_interconnect" 5 1249, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1ad1860 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1ad18a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1737d70 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d72480_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d71fa0_0 .net "dataout", 0 0, L_0x1737d70;  alias, 1 drivers
S_0x1d71b80 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[13]_input_2_0" "fpga_interconnect" 5 1244, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d723c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d72400 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1737a40 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d72090_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d71760_0 .net "dataout", 0 0, L_0x1737a40;  alias, 1 drivers
S_0x1d71340 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[14]_input_2_0" "fpga_interconnect" 5 1239, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d71850 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d71890 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1737660 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d706e0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d740a0_0 .net "dataout", 0 0, L_0x1737660;  alias, 1 drivers
S_0x1d73c80 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[15]_input_2_0" "fpga_interconnect" 5 1234, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d60860 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d608a0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16fc2b0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d74180_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d73860_0 .net "dataout", 0 0, L_0x16fc2b0;  alias, 1 drivers
S_0x1d73440 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[16]_input_2_0" "fpga_interconnect" 5 1229, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d73940 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d73980 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16fbf80 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d702c0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d70360_0 .net "dataout", 0 0, L_0x16fbf80;  alias, 1 drivers
S_0x1d53dc0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[17]_input_2_0" "fpga_interconnect" 5 1224, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d539d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d53a10 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x16fbb70 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d53ab0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d535e0_0 .net "dataout", 0 0, L_0x16fbb70;  alias, 1 drivers
S_0x1d531f0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[18]_input_2_0" "fpga_interconnect" 5 1219, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d536c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d53700 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x173d160 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d9ae00_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d9aea0_0 .net "dataout", 0 0, L_0x173d160;  alias, 1 drivers
S_0x1d98670 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[1]_input_2_0" "fpga_interconnect" 5 1309, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da1b80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da1bc0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x174a300 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1da1c60_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x19d7220_0 .net "dataout", 0 0, L_0x174a300;  alias, 1 drivers
S_0x1d70f20 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[2]_input_2_0" "fpga_interconnect" 5 1284, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x19d7300 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x19d7340 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1749500 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d72c00_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d72ca0_0 .net "dataout", 0 0, L_0x1749500;  alias, 1 drivers
S_0x1d9e340 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[32]_input_2_0" "fpga_interconnect" 5 1214, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da3e80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da3ec0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x173ce30 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1da3f60_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d70b00_0 .net "dataout", 0 0, L_0x173ce30;  alias, 1 drivers
S_0x1d73020 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[33]_input_2_0" "fpga_interconnect" 5 1209, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d70be0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d70c20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1bbd080 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1d8c570_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1d70780_0 .net "dataout", 0 0, L_0x1bbd080;  alias, 1 drivers
S_0x1db8a40 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[34]_input_2_0" "fpga_interconnect" 5 1204, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d8c610 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d8c650 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x173cb00 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dc5a60_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dc5b20_0 .net "dataout", 0 0, L_0x173cb00;  alias, 1 drivers
S_0x1db81f0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[35]_input_2_0" "fpga_interconnect" 5 1199, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc05c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc0600 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x173c720 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dc06a0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbfde0_0 .net "dataout", 0 0, L_0x173c720;  alias, 1 drivers
S_0x1db7e00 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[36]_input_2_0" "fpga_interconnect" 5 1259, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbfec0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbff00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1779120 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dbf210_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbf2b0_0 .net "dataout", 0 0, L_0x1779120;  alias, 1 drivers
S_0x1dbee20 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[37]_input_2_0" "fpga_interconnect" 5 1264, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbea30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbea70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1779530 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dbe150_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbe210_0 .net "dataout", 0 0, L_0x1779530;  alias, 1 drivers
S_0x1dbdd60 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[3]_input_2_0" "fpga_interconnect" 5 1289, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbeb10 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbeb50 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1749790 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1db7a10_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1db7ad0_0 .net "dataout", 0 0, L_0x1749790;  alias, 1 drivers
S_0x1dbd190 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[4]_input_2_0" "fpga_interconnect" 5 1294, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbcda0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbcde0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17498c0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dbc9b0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbca70_0 .net "dataout", 0 0, L_0x17498c0;  alias, 1 drivers
S_0x1dbc5c0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[5]_input_2_0" "fpga_interconnect" 5 1274, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbce80 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbcec0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1779810 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dbb9f0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbbab0_0 .net "dataout", 0 0, L_0x1779810;  alias, 1 drivers
S_0x1dbb600 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[6]_input_2_0" "fpga_interconnect" 5 1279, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbb210 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbb250 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1779ae0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1dbae20_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1dbaee0_0 .net "dataout", 0 0, L_0x1779ae0;  alias, 1 drivers
S_0x1dbaa30 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[7]_input_2_0" "fpga_interconnect" 5 1319, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbb2f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbb330 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1768090 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1db9dd0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1db9e90_0 .net "dataout", 0 0, L_0x1768090;  alias, 1 drivers
S_0x1db99e0 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[8]_input_2_0" "fpga_interconnect" 5 1314, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1db95f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1db9630 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1767cb0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1db9200_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1db92c0_0 .net "dataout", 0 0, L_0x1767cb0;  alias, 1 drivers
S_0x1db8e10 .scope module, "routing_segment_lut_$true_output_0_0_to_dffre_P[9]_input_2_0" "fpga_interconnect" 5 1299, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1db96d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1db9710 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1749ca0 .functor BUFZ 1, L_0x1b79280, C4<0>, C4<0>, C4<0>;
v0x1db4cc0_0 .net "datain", 0 0, L_0x1b79280;  alias, 1 drivers
v0x1db4d80_0 .net "dataout", 0 0, L_0x1749ca0;  alias, 1 drivers
S_0x1db32e0 .scope module, "routing_segment_lut_P[19]_output_0_0_to_P[19]_input_0_0" "fpga_interconnect" 5 1014, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1db1900 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1db1940 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bd3e0 .functor BUFZ 1, L_0x1b79320, C4<0>, C4<0>, C4<0>;
v0x1daff20_0 .net "datain", 0 0, L_0x1b79320;  alias, 1 drivers
v0x1db0010_0 .net "dataout", 0 0, L_0x17bd3e0;  alias, 1 drivers
S_0x1dae540 .scope module, "routing_segment_lut_P[20]_output_0_0_to_P[20]_input_0_0" "fpga_interconnect" 5 1019, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1db19e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1db1a20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bdf30 .functor BUFZ 1, L_0x19cb920, C4<0>, C4<0>, C4<0>;
v0x1dacc20_0 .net "datain", 0 0, L_0x19cb920;  alias, 1 drivers
v0x1dab180_0 .net "dataout", 0 0, L_0x17bdf30;  alias, 1 drivers
S_0x1da9770 .scope module, "routing_segment_lut_P[21]_output_0_0_to_P[21]_input_0_0" "fpga_interconnect" 5 1024, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dacb60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dacba0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bfef0 .functor BUFZ 1, L_0x1abd280, C4<0>, C4<0>, C4<0>;
v0x1dab280_0 .net "datain", 0 0, L_0x1abd280;  alias, 1 drivers
v0x1da6b30_0 .net "dataout", 0 0, L_0x17bfef0;  alias, 1 drivers
S_0x1da5120 .scope module, "routing_segment_lut_P[22]_output_0_0_to_P[22]_input_0_0" "fpga_interconnect" 5 1029, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da6c50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da6c90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c0000 .functor BUFZ 1, L_0x19b1b60, C4<0>, C4<0>, C4<0>;
v0x1d9c090_0 .net "datain", 0 0, L_0x19b1b60;  alias, 1 drivers
v0x1d9c150_0 .net "dataout", 0 0, L_0x17c0000;  alias, 1 drivers
S_0x1d46530 .scope module, "routing_segment_lut_P[23]_output_0_0_to_P[23]_input_0_0" "fpga_interconnect" 5 1034, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc7ce0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc7d20 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17bfa40 .functor BUFZ 1, L_0x18ca5d0, C4<0>, C4<0>, C4<0>;
v0x1dc63e0_0 .net "datain", 0 0, L_0x18ca5d0;  alias, 1 drivers
v0x1dc64d0_0 .net "dataout", 0 0, L_0x17bfa40;  alias, 1 drivers
S_0x1dc3040 .scope module, "routing_segment_lut_P[24]_output_0_0_to_P[24]_input_0_0" "fpga_interconnect" 5 1039, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc7dc0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc7e00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c01f0 .functor BUFZ 1, L_0x1acab80, C4<0>, C4<0>, C4<0>;
v0x1dbd970_0 .net "datain", 0 0, L_0x1acab80;  alias, 1 drivers
v0x1dbda40_0 .net "dataout", 0 0, L_0x17c01f0;  alias, 1 drivers
S_0x1dbd580 .scope module, "routing_segment_lut_P[25]_output_0_0_to_P[25]_input_0_0" "fpga_interconnect" 5 1044, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbc1d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbc210 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c07d0 .functor BUFZ 1, L_0x1b924e0, C4<0>, C4<0>, C4<0>;
v0x1dbbde0_0 .net "datain", 0 0, L_0x1b924e0;  alias, 1 drivers
v0x1dbbed0_0 .net "dataout", 0 0, L_0x17c07d0;  alias, 1 drivers
S_0x1dba5b0 .scope module, "routing_segment_lut_P[26]_output_0_0_to_P[26]_input_0_0" "fpga_interconnect" 5 1049, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbc2b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbc2f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c0470 .functor BUFZ 1, L_0x1807150, C4<0>, C4<0>, C4<0>;
v0x1dba280_0 .net "datain", 0 0, L_0x1807150;  alias, 1 drivers
v0x1dc4270_0 .net "dataout", 0 0, L_0x17c0470;  alias, 1 drivers
S_0x1db85e0 .scope module, "routing_segment_lut_P[27]_output_0_0_to_P[27]_input_0_0" "fpga_interconnect" 5 1054, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dba1c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dba200 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c0b00 .functor BUFZ 1, L_0x19cbab0, C4<0>, C4<0>, C4<0>;
v0x1dc4370_0 .net "datain", 0 0, L_0x19cbab0;  alias, 1 drivers
v0x1da2e10_0 .net "dataout", 0 0, L_0x17c0b00;  alias, 1 drivers
S_0x1d9f5d0 .scope module, "routing_segment_lut_P[28]_output_0_0_to_P[28]_input_0_0" "fpga_interconnect" 5 1059, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1da2f30 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1da2f70 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c0330 .functor BUFZ 1, L_0x1978760, C4<0>, C4<0>, C4<0>;
v0x1dbf9f0_0 .net "datain", 0 0, L_0x1978760;  alias, 1 drivers
v0x1dbfab0_0 .net "dataout", 0 0, L_0x17c0330;  alias, 1 drivers
S_0x1dbf600 .scope module, "routing_segment_lut_P[29]_output_0_0_to_P[29]_input_0_0" "fpga_interconnect" 5 1064, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc07d0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc0810 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17c0e80 .functor BUFZ 1, L_0x1aad890, C4<0>, C4<0>, C4<0>;
v0x1a355c0_0 .net "datain", 0 0, L_0x1aad890;  alias, 1 drivers
v0x1a356b0_0 .net "dataout", 0 0, L_0x17c0e80;  alias, 1 drivers
S_0x1dc3680 .scope module, "routing_segment_lut_P[30]_output_0_0_to_P[30]_input_0_0" "fpga_interconnect" 5 1069, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dc08b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dc08f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b40c0 .functor BUFZ 1, L_0x1aadba0, C4<0>, C4<0>, C4<0>;
v0x1d8bfc0_0 .net "datain", 0 0, L_0x1aadba0;  alias, 1 drivers
v0x1dc4ea0_0 .net "dataout", 0 0, L_0x17b40c0;  alias, 1 drivers
S_0x1dceae0 .scope module, "routing_segment_lut_P[31]_output_0_0_to_P[31]_input_0_0" "fpga_interconnect" 5 1074, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d8bf00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d8bf40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x17b41d0 .functor BUFZ 1, L_0x1b722a0, C4<0>, C4<0>, C4<0>;
v0x1dc4fa0_0 .net "datain", 0 0, L_0x1b722a0;  alias, 1 drivers
v0x1be61b0_0 .net "dataout", 0 0, L_0x17b41d0;  alias, 1 drivers
S_0x1be62b0 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[0]_input_1_0" "fpga_interconnect" 5 669, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1d8c0b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1d8c0f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b1530 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1dbe600_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1dbe6a0_0 .net "dataout", 0 0, L_0x18b1530;  alias, 1 drivers
S_0x17adc80 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[10]_input_1_0" "fpga_interconnect" 5 704, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1dbe540 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1dbe580 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b23e0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1dbe7d0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17adeb0_0 .net "dataout", 0 0, L_0x18b23e0;  alias, 1 drivers
S_0x17b5e70 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[11]_input_1_0" "fpga_interconnect" 5 654, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b6050 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b6090 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b2010 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17adfc0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17b6130_0 .net "dataout", 0 0, L_0x18b2010;  alias, 1 drivers
S_0x17c3d20 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[12]_input_1_0" "fpga_interconnect" 5 649, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17c3f00 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17c3f40 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a9a70 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17b6250_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17c3fe0_0 .net "dataout", 0 0, L_0x18a9a70;  alias, 1 drivers
S_0x17b0700 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[13]_input_1_0" "fpga_interconnect" 5 644, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b08e0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b0920 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a5460 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17c4100_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17b0a50_0 .net "dataout", 0 0, L_0x18a5460;  alias, 1 drivers
S_0x17b8e80 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[14]_input_1_0" "fpga_interconnect" 5 639, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b9010 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b9050 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a5320 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17b90f0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17b9190_0 .net "dataout", 0 0, L_0x18a5320;  alias, 1 drivers
S_0x179a160 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[15]_input_1_0" "fpga_interconnect" 5 634, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x179a340 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x179a380 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a9740 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x179a420_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x179a4e0_0 .net "dataout", 0 0, L_0x18a9740;  alias, 1 drivers
S_0x179ae00 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[16]_input_1_0" "fpga_interconnect" 5 629, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x179afe0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x179b020 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a4eb0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x179b0c0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x179b180_0 .net "dataout", 0 0, L_0x18a4eb0;  alias, 1 drivers
S_0x1727980 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[17]_input_1_0" "fpga_interconnect" 5 624, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1727b60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1727ba0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x1ba4860 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1727d00_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x16fd1d0_0 .net "dataout", 0 0, L_0x1ba4860;  alias, 1 drivers
S_0x16fd300 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[18]_input_1_0" "fpga_interconnect" 5 619, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1727c40 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1727c80 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a4d40 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17987b0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1798870_0 .net "dataout", 0 0, L_0x18a4d40;  alias, 1 drivers
S_0x1798980 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[1]_input_1_0" "fpga_interconnect" 5 714, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17b09c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17b0a00 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b27e0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1799580_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1799640_0 .net "dataout", 0 0, L_0x18b27e0;  alias, 1 drivers
S_0x1799750 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[2]_input_1_0" "fpga_interconnect" 5 684, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17994c0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1799500 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a9da0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x177a3f0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x177a4b0_0 .net "dataout", 0 0, L_0x18a9da0;  alias, 1 drivers
S_0x177a5c0 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[32]_input_1_0" "fpga_interconnect" 5 614, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x177a7a0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x177a7e0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a51b0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1782470_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1782530_0 .net "dataout", 0 0, L_0x18a51b0;  alias, 1 drivers
S_0x1782640 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[33]_input_1_0" "fpga_interconnect" 5 609, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1782820 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1782860 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a8980 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17a4cc0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17a4d80_0 .net "dataout", 0 0, L_0x18a8980;  alias, 1 drivers
S_0x17a4e90 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[34]_input_1_0" "fpga_interconnect" 5 604, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17a5070 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17a50b0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a6fa0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1762440_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1762500_0 .net "dataout", 0 0, L_0x18a6fa0;  alias, 1 drivers
S_0x1762610 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[35]_input_1_0" "fpga_interconnect" 5 599, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17627f0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1762830 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18a4a10 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1734090_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1734150_0 .net "dataout", 0 0, L_0x18a4a10;  alias, 1 drivers
S_0x1734260 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[36]_input_1_0" "fpga_interconnect" 5 659, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1734440 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1734480 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b0630 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1721a10_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x16fd0c0_0 .net "dataout", 0 0, L_0x18b0630;  alias, 1 drivers
S_0x1721ce0 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[37]_input_1_0" "fpga_interconnect" 5 664, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17957b0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17957f0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18aab50 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1795890_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1795930_0 .net "dataout", 0 0, L_0x18aab50;  alias, 1 drivers
S_0x1795a10 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[3]_input_1_0" "fpga_interconnect" 5 689, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17ca250 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17ca290 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b2ec0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17ca3f0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17ca4b0_0 .net "dataout", 0 0, L_0x18b2ec0;  alias, 1 drivers
S_0x173e210 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[4]_input_1_0" "fpga_interconnect" 5 694, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x17ca330 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x17ca370 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b09f0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17ca5c0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x173e500_0 .net "dataout", 0 0, L_0x18b09f0;  alias, 1 drivers
S_0x1740a70 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[5]_input_1_0" "fpga_interconnect" 5 674, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x173e440 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x173e480 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18ab810 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1740d10_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1740dd0_0 .net "dataout", 0 0, L_0x18ab810;  alias, 1 drivers
S_0x1796a30 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[6]_input_1_0" "fpga_interconnect" 5 679, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1740c50 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1740c90 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b1930 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1796d20_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1796de0_0 .net "dataout", 0 0, L_0x18b1930;  alias, 1 drivers
S_0x17244b0 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[7]_input_1_0" "fpga_interconnect" 5 724, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1796c60 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1796ca0 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18b3c20 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17246e0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x17247a0_0 .net "dataout", 0 0, L_0x18b3c20;  alias, 1 drivers
S_0x1731830 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[8]_input_1_0" "fpga_interconnect" 5 719, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1731a10 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1731a50 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18aa0d0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1731bb0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1794df0_0 .net "dataout", 0 0, L_0x18aa0d0;  alias, 1 drivers
S_0x1794f00 .scope module, "routing_segment_reset_output_0_0_to_dffre_P[9]_input_1_0" "fpga_interconnect" 5 699, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1731af0 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1731b30 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18ab1b0 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x1770bd0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1770c90_0 .net "dataout", 0 0, L_0x18ab1b0;  alias, 1 drivers
S_0x1770da0 .scope module, "routing_segment_reset_output_0_0_to_lut_$abc$227$auto$rtlil.cc:2384:Not$22_input_0_1" "fpga_interconnect" 5 709, 8 244 0, S_0x1dc01d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "datain";
    .port_info 1 /OUTPUT 1 "dataout";
P_0x1795130 .param/l "T1" 0 8 254, +C4<00000000000000000000000000000011>;
P_0x1795170 .param/l "T2" 0 8 255, +C4<00000000000000000000000000000010>;
L_0x18abe70 .functor BUFZ 1, L_0x18557f0, C4<0>, C4<0>, C4<0>;
v0x17734d0_0 .net "datain", 0 0, L_0x18557f0;  alias, 1 drivers
v0x1773590_0 .net "dataout", 0 0, L_0x18abe70;  alias, 1 drivers
    .scope S_0x1dc3330;
T_2 ;
    %wait E_0x1dc1cf0;
    %load/vec4 v0x1bc62b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dc9830_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dc9650_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1d34240_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1ac0df0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x180b210_0;
    %parti/s 10, 10, 5;
    %assign/vec4 v0x1dc9830_0, 0;
    %load/vec4 v0x197e0f0_0;
    %parti/s 9, 9, 5;
    %assign/vec4 v0x1dc9650_0, 0;
    %load/vec4 v0x180b210_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x1d34240_0, 0;
    %load/vec4 v0x197e0f0_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x1ac0df0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1dc3330;
T_3 ;
    %wait E_0x1dc1cf0;
    %load/vec4 v0x1bc62b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x1dcc7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ab54e0_0;
    %load/vec4 v0x1ac3ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 38;
    %assign/vec4 v0x1dcc7f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1dc3330;
T_4 ;
    %wait E_0x1dc19d0;
    %load/vec4 v0x1dc9830_0;
    %pad/u 32;
    %load/vec4 v0x1dc9650_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x1ac3ea0_0, 0, 32;
    %load/vec4 v0x1d34240_0;
    %pad/u 32;
    %load/vec4 v0x1ac0df0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x1ab54e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1db7600;
T_5 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x18cc530_0, 0, 18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18102a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x18cd500_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x19cda50_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x180f250_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x180f7c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180c6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180cc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180dc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19cdbc0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x18cb950_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1979620_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1810d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1811860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180fd30_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x18cd390_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x19ccb30_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x180ece0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180c160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19ccca0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x18cd220_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x1979300_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1810810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18112f0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18cd670_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x19cc9c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x19794b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x19cd8e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x180e770_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x180bbf0_0, 0, 64;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x180d1b0_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x1811dd0_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x1812340_0, 0, 38;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x19cc850_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x19cd770_0, 0, 18;
    %end;
    .thread T_5, $init;
    .scope S_0x1db7600;
T_6 ;
    %wait E_0x1becdd0;
    %load/vec4 v0x18cc980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18102a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x18cd500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x19cda50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x180f250_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x180f7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180c6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180cc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180dc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x180e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19cdbc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x18cb950_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x1979620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1810d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1811860_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x18ccf40_0;
    %assign/vec4 v0x18102a0_0, 0;
    %load/vec4 v0x18caf70_0;
    %assign/vec4 v0x18cd500_0, 0;
    %load/vec4 v0x18cc6a0_0;
    %assign/vec4 v0x19cda50_0, 0;
    %load/vec4 v0x18ccdd0_0;
    %assign/vec4 v0x180f250_0, 0;
    %load/vec4 v0x180f250_0;
    %assign/vec4 v0x180f7c0_0, 0;
    %load/vec4 v0x18ccaf0_0;
    %assign/vec4 v0x180c6d0_0, 0;
    %load/vec4 v0x180c6d0_0;
    %assign/vec4 v0x180cc40_0, 0;
    %load/vec4 v0x18ccc60_0;
    %assign/vec4 v0x180dc90_0, 0;
    %load/vec4 v0x180dc90_0;
    %assign/vec4 v0x180e200_0, 0;
    %load/vec4 v0x18cc810_0;
    %assign/vec4 v0x19cdbc0_0, 0;
    %load/vec4 v0x18cbc60_0;
    %assign/vec4 v0x18cb950_0, 0;
    %load/vec4 v0x18cc250_0;
    %assign/vec4 v0x1979620_0, 0;
    %load/vec4 v0x18cb670_0;
    %assign/vec4 v0x1810d80_0, 0;
    %load/vec4 v0x18cb7e0_0;
    %assign/vec4 v0x1811860_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1db7600;
T_7 ;
    %wait E_0x1bed130;
    %load/vec4 v0x18cb950_0;
    %store/vec4 v0x18cd220_0, 0, 20;
    %load/vec4 v0x1979620_0;
    %store/vec4 v0x1979300_0, 0, 18;
    %load/vec4 v0x18102a0_0;
    %store/vec4 v0x180fd30_0, 0, 1;
    %load/vec4 v0x18cd500_0;
    %store/vec4 v0x18cd390_0, 0, 6;
    %load/vec4 v0x19cda50_0;
    %store/vec4 v0x19ccb30_0, 0, 3;
    %load/vec4 v0x19cdbc0_0;
    %store/vec4 v0x19ccca0_0, 0, 1;
    %load/vec4 v0x1810d80_0;
    %store/vec4 v0x1810810_0, 0, 1;
    %load/vec4 v0x1811860_0;
    %store/vec4 v0x18112f0_0, 0, 1;
    %load/vec4 v0x180f250_0;
    %store/vec4 v0x180ece0_0, 0, 6;
    %load/vec4 v0x180c6d0_0;
    %store/vec4 v0x180c160_0, 0, 1;
    %load/vec4 v0x180dc90_0;
    %store/vec4 v0x180d720_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1db7600;
T_8 ;
    %wait E_0x1bffbd0;
    %load/vec4 v0x19ccb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x18cd220_0;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x18cd670_0;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x18cd220_0;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x18cd220_0;
    %store/vec4 v0x19cc850_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x18cd670_0;
    %pad/s 20;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.11, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.13, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x19cc850_0, 0, 20;
    %load/vec4 v0x1979300_0;
    %store/vec4 v0x19cd770_0, 0, 18;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.17, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x19cc850_0, 0;
    %load/vec4 v0x1979300_0;
    %assign/vec4 v0x19cd770_0, 0;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.19, 8;
    %load/vec4 v0x18cd220_0;
    %pad/u 64;
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/1 T_8.20, 8;
T_8.19 ; End of true expr.
    %load/vec4 v0x18cd220_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x18cd220_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x18cd390_0;
    %shiftl 4;
    %jmp/0 T_8.20, 8;
 ; End of false expr.
    %blend;
T_8.20;
    %store/vec4 v0x18cd7e0_0, 0, 64;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1db7600;
T_9 ;
    %wait E_0x1becf80;
    %load/vec4 v0x1810810_0;
    %load/vec4 v0x18112f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x19cc850_0;
    %pad/s 64;
    %load/vec4 v0x19cd770_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x19cc9c0_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x19cc850_0;
    %pad/s 64;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x19cd770_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %mul;
    %store/vec4 v0x19cc9c0_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x19cc850_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %load/vec4 v0x19cd770_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x19cc9c0_0, 0, 64;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x19cc850_0;
    %pad/u 64;
    %load/vec4 v0x19cd770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x19cc9c0_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1db7600;
T_10 ;
    %wait E_0x1becf40;
    %load/vec4 v0x180fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18cd7e0_0;
    %load/vec4 v0x19cc9c0_0;
    %sub;
    %store/vec4 v0x19794b0_0, 0, 64;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x18cd7e0_0;
    %load/vec4 v0x19cc9c0_0;
    %add;
    %store/vec4 v0x19794b0_0, 0, 64;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1db7600;
T_11 ;
    %wait E_0x1becdd0;
    %load/vec4 v0x18cc980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x18cd670_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x19ccca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x19794b0_0;
    %assign/vec4 v0x18cd670_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x18cd670_0;
    %assign/vec4 v0x18cd670_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1db7600;
T_12 ;
    %wait E_0x1bff890;
    %load/vec4 v0x19794b0_0;
    %store/vec4 v0x19cd8e0_0, 0, 64;
    %load/vec4 v0x19cd8e0_0;
    %ix/getv 4, v0x180ece0_0;
    %shiftr/s 4;
    %store/vec4 v0x180e770_0, 0, 64;
    %load/vec4 v0x180c160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x180ece0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x19cd8e0_0;
    %load/vec4 v0x180ece0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_12.3, 9;
    %load/vec4 v0x180e770_0;
    %addi 1, 0, 64;
    %jmp/1 T_12.4, 9;
T_12.3 ; End of true expr.
    %load/vec4 v0x180e770_0;
    %jmp/0 T_12.4, 9;
 ; End of false expr.
    %blend;
T_12.4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x180e770_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x180bbf0_0, 0, 64;
    %load/vec4 v0x180d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x1810810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0x18112f0_0;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x180bbf0_0;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_12.10, 5;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x180d1b0_0, 0, 38;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 4294967295, 0, 58;
    %concati/vec4 63, 0, 6;
    %load/vec4 v0x180bbf0_0;
    %cmp/u;
    %jmp/0xz  T_12.12, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 63, 0, 6;
    %store/vec4 v0x180d1b0_0, 0, 38;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x180bbf0_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x180d1b0_0, 0, 38;
T_12.13 ;
T_12.11 ;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 4294967295, 0, 59;
    %concati/vec4 31, 0, 5;
    %load/vec4 v0x180bbf0_0;
    %cmp/s;
    %jmp/0xz  T_12.14, 5;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 31, 0, 5;
    %store/vec4 v0x180d1b0_0, 0, 38;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x180bbf0_0;
    %pushi/vec4 4294967264, 0, 32;
    %concati/vec4 0, 0, 32;
    %cmp/s;
    %jmp/0xz  T_12.16, 5;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0x180d1b0_0, 0, 38;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x180bbf0_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x180d1b0_0, 0, 38;
T_12.17 ;
T_12.15 ;
T_12.8 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x180bbf0_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x180d1b0_0, 0, 38;
T_12.6 ;
    %load/vec4 v0x19cc9c0_0;
    %pad/s 38;
    %store/vec4 v0x1811dd0_0, 0, 38;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1db7600;
T_13 ;
    %wait E_0x1becdd0;
    %load/vec4 v0x18cc980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x18cc530_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x1812340_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x18cc250_0;
    %assign/vec4 v0x18cc530_0, 0;
    %load/vec4 v0x1811dd0_0;
    %assign/vec4 v0x1812340_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1db7600;
T_14 ;
    %wait E_0x1becd90;
    %load/vec4 v0x18caf70_0;
    %pad/u 32;
    %cmpi/u 43, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.0, 5;
    %vpi_call/w 6 293 "$display", "WARNING: DSP38 instance %m ACC_FIR input is %d which is greater than 43 which serves no function", v0x18caf70_0 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1db7600;
T_15 ;
    %pushi/vec4 2594871464, 0, 121;
    %concati/vec4 1229999193, 0, 31;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5262425, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347180895, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992991, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %vpi_call/w 6 301 "$display", "\012Error: DSP38 instance %m has parameter DSP_MODE set to %s.  Valid values are MULTIPLY, MULTIPLY_ADD_SUB, MULTIPLY_ACCUMULATE\012", P_0x1dc6e40 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 6 302 "$stop" {0 0 0};
    %jmp T_15.4;
T_15.0 ;
    %jmp T_15.4;
T_15.1 ;
    %jmp T_15.4;
T_15.2 ;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %vpi_call/w 6 309 "$display", "\012Error: DSP38 instance %m has parameter OUTPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0x1dc6ec0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 6 310 "$stop" {0 0 0};
    %jmp T_15.8;
T_15.5 ;
    %jmp T_15.8;
T_15.6 ;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %vpi_call/w 6 317 "$display", "\012Error: DSP38 instance %m has parameter INPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0x1dc6e80 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 6 318 "$stop" {0 0 0};
    %jmp T_15.12;
T_15.9 ;
    %jmp T_15.12;
T_15.10 ;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x1d3c620;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aba090_0, 0, 1;
    %end;
    .thread T_16, $init;
    .scope S_0x1d3c620;
T_17 ;
    %wait E_0x197c160;
    %load/vec4 v0x1920910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aba090_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1ab9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1a68800_0;
    %assign/vec4 v0x1aba090_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1d3c9d0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x194cae0_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x1d3c9d0;
T_19 ;
    %wait E_0x197d9e0;
    %load/vec4 v0x194dbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x194cae0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1a2e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1a2d8d0_0;
    %assign/vec4 v0x194cae0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1d3cd80;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a2e250_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x1d3cd80;
T_21 ;
    %wait E_0x197a800;
    %load/vec4 v0x1a2d610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a2e250_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1a2d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x18fe2a0_0;
    %assign/vec4 v0x1a2e250_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1d3d130;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1975a80_0, 0, 1;
    %end;
    .thread T_22, $init;
    .scope S_0x1d3d130;
T_23 ;
    %wait E_0x1980fc0;
    %load/vec4 v0x18fe150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1975a80_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1975cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1940fe0_0;
    %assign/vec4 v0x1975a80_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1d3dc40;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a296f0_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_0x1d3dc40;
T_25 ;
    %wait E_0x197e250;
    %load/vec4 v0x193d4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a296f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x19b8bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x19a9050_0;
    %assign/vec4 v0x1a296f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1d3dff0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aa4390_0, 0, 1;
    %end;
    .thread T_26, $init;
    .scope S_0x1d3dff0;
T_27 ;
    %wait E_0x18cf510;
    %load/vec4 v0x1921390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1aa4390_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1822980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1822830_0;
    %assign/vec4 v0x1aa4390_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1d3e3a0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18212b0_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0x1d3e3a0;
T_29 ;
    %wait E_0x18cf1e0;
    %load/vec4 v0x1821400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18212b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x181ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x181fe80_0;
    %assign/vec4 v0x18212b0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1d3e750;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181e900_0, 0, 1;
    %end;
    .thread T_30, $init;
    .scope S_0x1d3e750;
T_31 ;
    %wait E_0x18ce320;
    %load/vec4 v0x181ea50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181e900_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x181e7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x181d4d0_0;
    %assign/vec4 v0x181e900_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1d353d0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181bf50_0, 0, 1;
    %end;
    .thread T_32, $init;
    .scope S_0x1d353d0;
T_33 ;
    %wait E_0x18d1dd0;
    %load/vec4 v0x181d230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181bf50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x181be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x181bcb0_0;
    %assign/vec4 v0x181bf50_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1d3eb00;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181a730_0, 0, 1;
    %end;
    .thread T_34, $init;
    .scope S_0x1d3eb00;
T_35 ;
    %wait E_0x18cdb20;
    %load/vec4 v0x181a880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x181a730_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x181a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1819ae0_0;
    %assign/vec4 v0x181a730_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1d3eeb0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1818a90_0, 0, 1;
    %end;
    .thread T_36, $init;
    .scope S_0x1d3eeb0;
T_37 ;
    %wait E_0x18cb3f0;
    %load/vec4 v0x1819000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1818a90_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1818520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1817fb0_0;
    %assign/vec4 v0x1818a90_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1d3f260;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1816f60_0, 0, 1;
    %end;
    .thread T_38, $init;
    .scope S_0x1d3f260;
T_39 ;
    %wait E_0x1bd4970;
    %load/vec4 v0x18174d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1816f60_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x18169f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1816480_0;
    %assign/vec4 v0x1816f60_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1d35020;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1826750_0, 0, 1;
    %end;
    .thread T_40, $init;
    .scope S_0x1d35020;
T_41 ;
    %wait E_0x1984640;
    %load/vec4 v0x18268c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1826750_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x18265e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x1826470_0;
    %assign/vec4 v0x1826750_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1d3c270;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187d9b0_0, 0, 1;
    %end;
    .thread T_42, $init;
    .scope S_0x1d3c270;
T_43 ;
    %wait E_0x1982320;
    %load/vec4 v0x18fb550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x187d9b0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x187d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x187d6d0_0;
    %assign/vec4 v0x187d9b0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1d3f9c0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1813900_0, 0, 1;
    %end;
    .thread T_44, $init;
    .scope S_0x1d3f9c0;
T_45 ;
    %wait E_0x1ab7fe0;
    %load/vec4 v0x1813e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1813900_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1813390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1812e20_0;
    %assign/vec4 v0x1813900_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1d3b760;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1718b70_0, 0, 1;
    %end;
    .thread T_46, $init;
    .scope S_0x1d3b760;
T_47 ;
    %wait E_0x19d8120;
    %load/vec4 v0x1718a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1718b70_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1718890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1746710_0;
    %assign/vec4 v0x1718b70_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1d3b3b0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1716340_0, 0, 1;
    %end;
    .thread T_48, $init;
    .scope S_0x1d3b3b0;
T_49 ;
    %wait E_0x19f7dc0;
    %load/vec4 v0x1716620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1716340_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x17164b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x17161d0_0;
    %assign/vec4 v0x1716340_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1d3d4e0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b0400_0, 0, 1;
    %end;
    .thread T_50, $init;
    .scope S_0x1d3d4e0;
T_51 ;
    %wait E_0x19806d0;
    %load/vec4 v0x1947230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x19b0400_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x193aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x18fd670_0;
    %assign/vec4 v0x19b0400_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1d3bec0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1702d40_0, 0, 1;
    %end;
    .thread T_52, $init;
    .scope S_0x1d3bec0;
T_53 ;
    %wait E_0x19818a0;
    %load/vec4 v0x1705130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1702d40_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1702a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x1702bd0_0;
    %assign/vec4 v0x1702d40_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1d3bb10;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17462c0_0, 0, 1;
    %end;
    .thread T_54, $init;
    .scope S_0x1d3bb10;
T_55 ;
    %wait E_0x199ed70;
    %load/vec4 v0x17465a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17462c0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1705580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x17052a0_0;
    %assign/vec4 v0x17462c0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1d3a8a0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x178e0b0_0, 0, 1;
    %end;
    .thread T_56, $init;
    .scope S_0x1d3a8a0;
T_57 ;
    %wait E_0x19f9520;
    %load/vec4 v0x178daf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x178e0b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x178df40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x178ddd0_0;
    %assign/vec4 v0x178e0b0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1d3f610;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1815430_0, 0, 1;
    %end;
    .thread T_58, $init;
    .scope S_0x1d3f610;
T_59 ;
    %wait E_0x1bc5970;
    %load/vec4 v0x18159a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1815430_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1814ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x1814950_0;
    %assign/vec4 v0x1815430_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1d3d890;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a66250_0, 0, 1;
    %end;
    .thread T_60, $init;
    .scope S_0x1d3d890;
T_61 ;
    %wait E_0x197f020;
    %load/vec4 v0x19b15e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a66250_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x1aafa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1aaf7b0_0;
    %assign/vec4 v0x1a66250_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x1d3ac50;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1791090_0, 0, 1;
    %end;
    .thread T_62, $init;
    .scope S_0x1d3ac50;
T_63 ;
    %wait E_0x19d9250;
    %load/vec4 v0x178e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1791090_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1790f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x1791200_0;
    %assign/vec4 v0x1791090_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1d3b000;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1791370_0, 0, 1;
    %end;
    .thread T_64, $init;
    .scope S_0x1d3b000;
T_65 ;
    %wait E_0x19f7630;
    %load/vec4 v0x17914e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1791370_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x17917c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x179fb10_0;
    %assign/vec4 v0x1791370_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1825f10;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19b8850_0, 0, 32;
    %end;
    .thread T_66, $init;
    .scope S_0x1825f10;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b8710_0, 0, 1;
T_67.0 ;
    %delay 5, 0;
    %load/vec4 v0x19b8710_0;
    %inv;
    %store/vec4 v0x19b8710_0, 0, 1;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1825f10;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b8930_0, 0, 1;
    %wait E_0x1dc16b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19b8930_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %vpi_call/w 3 107 "$display", "\012\012***Reset Test is applied***\012\012" {0 0 0};
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.display_stimulus, S_0x1dc1d50;
    %join;
    %wait E_0x1dc16b0;
    %wait E_0x1dc16b0;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.compare, S_0x1dc5da0;
    %join;
    %vpi_call/w 3 112 "$display", "\012\012***Reset Test is ended***\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19b8930_0, 0, 1;
    %wait E_0x1dc16b0;
    %vpi_call/w 3 117 "$display", "\012\012*** Random Functionality Tests for multiplier with signed inputs are applied***\012\012" {0 0 0};
    %pushi/vec4 1000, 0, 32;
T_68.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_68.1, 5;
    %jmp/1 T_68.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 119 "$urandom" 32 {0 0 0};
    %pad/u 10;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %vpi_func 3 120 "$urandom" 32 {0 0 0};
    %pad/u 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %vpi_func 3 121 "$urandom" 32 {0 0 0};
    %pad/u 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %vpi_func 3 122 "$urandom" 32 {0 0 0};
    %pad/u 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.display_stimulus, S_0x1dc1d50;
    %join;
    %wait E_0x1dc16b0;
    %wait E_0x1dc16b0;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.compare, S_0x1dc5da0;
    %join;
    %jmp T_68.0;
T_68.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 128 "$display", "\012\012***Random Functionality Tests for multiplier with signed inputs are ended***\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19b8930_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %vpi_call/w 3 135 "$display", "\012\012***Reset Test is applied***\012\012" {0 0 0};
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.display_stimulus, S_0x1dc1d50;
    %join;
    %wait E_0x1dc16b0;
    %wait E_0x1dc16b0;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.compare, S_0x1dc5da0;
    %join;
    %vpi_call/w 3 140 "$display", "\012\012***Reset Test is ended***\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b8930_0, 0, 1;
    %wait E_0x1dc16b0;
    %vpi_call/w 3 144 "$display", "\012\012***Reset Value is set zero again***\012\012" {0 0 0};
    %vpi_call/w 3 146 "$display", "\012\012***Directed Functionality Test for multiplier is applied***\012\012" {0 0 0};
    %pushi/vec4 255, 0, 10;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 63, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %pushi/vec4 255, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4590_0, 4, 10;
    %pushi/vec4 63, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc4650_0, 4, 9;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.display_stimulus, S_0x1dc1d50;
    %join;
    %wait E_0x1dc16b0;
    %wait E_0x1dc16b0;
    %fork TD_co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.compare, S_0x1dc5da0;
    %join;
    %vpi_call/w 3 155 "$display", "\012\012***Directed Functionality Test for multiplier is ended***\012\012" {0 0 0};
    %load/vec4 v0x19b8850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.2, 4;
    %vpi_call/w 3 158 "$display", "\012**** All Comparison Matched ***\012Simulation Passed" {0 0 0};
    %jmp T_68.3;
T_68.2 ;
    %vpi_call/w 3 160 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x19b8850_0 {0 0 0};
T_68.3 ;
    %vpi_call/w 3 161 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0x1825f10;
T_69 ;
    %vpi_call/w 3 181 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 182 "$dumpvars" {0 0 0};
    %end;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./co_sim_dsp_mul_unsigned_reg_inf_dsp19x2.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/dsp_mul_unsigned_reg_inf_dsp19x2/run_1/synth_1_1/impl_1_1_1/routing/dsp_mul_unsigned_reg_inf_dsp19x2_post_route.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v";
