Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Mon Sep  1 03:15:52 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/Tran_study/Wine/models/20250831_174400/hardware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Physopt postRoute
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (78)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (78)
-------------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.817        0.000                      0                   73        0.237        0.000                      0                   73        3.725        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.817        0.000                      0                   73        0.237        0.000                      0                   73        3.725        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.951ns (30.059%)  route 2.213ns (69.941%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=259, unset)          0.029     0.029    kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/clka
    SLICE_X39Y47         FDRE                                         r  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=4, routed)           0.158     0.266    kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_54_0[0]
    SLICE_X40Y47         LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.163     0.429 f  kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_63/O
                         net (fo=4, routed)           0.200     0.629    kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_63_n_0
    SLICE_X42Y48         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.752 f  kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_44/O
                         net (fo=5, routed)           0.291     1.044    kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_44_n_0
    SLICE_X39Y48         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     1.080 r  kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_56/O
                         net (fo=3, routed)           0.097     1.177    kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_56_n_0
    SLICE_X40Y48         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     1.277 f  kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_19/O
                         net (fo=2, routed)           0.457     1.734    kan_inst/gen_l0c0.i06/rom_i/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]_4
    SLICE_X38Y48         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     1.884 r  kan_inst/gen_l0c0.i06/rom_i/xpm_memory_base_inst_i_8/O
                         net (fo=2, routed)           0.451     2.335    kan_inst/gen_l1c0.i00/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[6]_0
    SLICE_X41Y48         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.424 r  kan_inst/gen_l1c0.i00/xpm_memory_base_inst_i_2/O
                         net (fo=30, routed)          0.519     2.943    kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/addra[5]
    SLICE_X39Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.091 r  kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/g0_b2/O
                         net (fo=1, routed)           0.009     3.100    kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/g0_b2_n_0
    SLICE_X39Y57         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.063     3.163 r  kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.030     3.193    kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/p_0_out[2]
    SLICE_X39Y57         FDRE                                         r  kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=259, unset)          0.020     8.020    kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/clka
    SLICE_X39Y57         FDRE                                         r  kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X39Y57         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    kan_inst/gen_l1c2.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  4.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c3.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.110ns (38.110%)  route 0.179ns (61.890%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=259, unset)          0.013     0.013    kan_inst/gen_l0c3.i10/rom_i/xpm_memory_base_inst/clka
    SLICE_X43Y54         FDRE                                         r  kan_inst/gen_l0c3.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  kan_inst/gen_l0c3.i10/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=5, routed)           0.055     0.107    kan_inst/gen_l0c3.i01/rom_i/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_2_0[0]
    SLICE_X44Y54         LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     0.145 r  kan_inst/gen_l0c3.i01/rom_i/xpm_memory_base_inst_i_7__0/O
                         net (fo=11, routed)          0.103     0.248    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X42Y54         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     0.270 r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_3/O
                         net (fo=1, routed)           0.014     0.284    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_3_n_0
    SLICE_X42Y54         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.295 r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.007     0.302    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X42Y54         FDRE                                         r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=259, unset)          0.019     0.019    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X42Y54         FDRE                                         r  kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y54         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    kan_inst/gen_l1c1.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X39Y47  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X39Y47  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X39Y47  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C



