{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/ea627f1dee61499f8c2c70099a616413.lib -liberty /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/2cecd0f00efb460f9e0879d2a8cd8115.lib ",
   "modules": {
      "\\classifier_top": {
         "num_wires":         561,
         "num_wire_bits":     613,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 63,
         "num_ports":         10,
         "num_port_bits":     62,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         594,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 213,
            "$_AND_": 18,
            "$_DFFE_PN0P_": 43,
            "$_MUX_": 1,
            "$_NAND_": 17,
            "$_NOR_": 10,
            "$_NOT_": 37,
            "$_ORNOT_": 36,
            "$_OR_": 61,
            "$_XNOR_": 22,
            "$_XOR_": 136
         }
      }
   },
      "design": {
         "num_wires":         561,
         "num_wire_bits":     613,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 63,
         "num_ports":         10,
         "num_port_bits":     62,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         594,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 213,
            "$_AND_": 18,
            "$_DFFE_PN0P_": 43,
            "$_MUX_": 1,
            "$_NAND_": 17,
            "$_NOR_": 10,
            "$_NOT_": 37,
            "$_ORNOT_": 36,
            "$_OR_": 61,
            "$_XNOR_": 22,
            "$_XOR_": 136
         }
      }
}

